100 likes | 191 Views
Logiche programmabili. Stratix Device. Speed Grades. Pin (I/O). SIZE KLaB s. Device Family. Stratix Architecture. DSP Blocks. TriMatrix Memory. Logic Array Blocks (LABs). Interconnessioni con i lab adiacenti. Registro. Logica Combinatoria (4 input 1 output).
E N D
Stratix Device Speed Grades Pin (I/O) SIZE KLaBs Device Family
Stratix Architecture DSP Blocks TriMatrix Memory Logic Array Blocks (LABs)
Interconnessioni con i lab adiacenti Registro Logica Combinatoria (4 input 1 output) Logic Array Blocks (LABs)
DSP Block FIR Filter Circuit
Nios Processor Nios II Processors: Complete SOPC Solution Nios II Processors for I/O Processing Interrupt controllers Directmemoryaccess (DMA) Parallel I/O blocks Serial interfaces Memoryinterfaces Implementingcomplex state machines Performing I/O and data-processing tasks Configuring FPGAs remotely AcceleratingDSP - algorithms
Prodotto Matrice x Matrice basato su logiche programmabili
1a 1b 1c 1d 2a 2b 2c 2d 3a 3b 3c 3d 1e 1f 1g 1h 2e 2f 2g 2h Matrice di input Matrice nota Matrice Risultati a b c d g h f e Martice Input -------- FIFO doppia porta Matrice dei Pesi ----- ROM Matrice Risultati ----RAM doppia porta • Hardware Moltiplicatore 3x3 + Albero di somma ShiftRegister (profondità 12 elementi) Albero di somma a 3 ingressi