1 / 2

One-Hot Seq. Circuit Delay

One-Hot Seq. Circuit Delay. Shantanu Dutt ECE Dept. UIC. O/P logic critical path. Ext. O/Ps. NS+O/P Logic. Ext. I/Ps. NS exc. bits. State bits. FFs. NS logic critical path. Critical paths in the comb. logic of a Mealy seq. ckt.

ilar
Download Presentation

One-Hot Seq. Circuit Delay

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. One-Hot Seq. Circuit Delay Shantanu Dutt ECE Dept. UIC

  2. O/P logic critical path Ext. O/Ps NS+O/P Logic Ext. I/Ps NS exc. bits State bits FFs NS logic critical path Critical paths in the comb. logic of a Mealy seq. ckt A critical path (max-delay path) in the next-state (NS) logic. Delay is from Q,D,N i/ps to the FF D-ips. Delay = demux delay (3-i/p AND gate delay) + 3-i/p OR gate delay = 6 units A critical path in the o/p) logic for a Mealy m/c. Delay is from Q,D,N i/ps to the ckt o/p(s). Delay = demux delay (3-i/p AND gate delay) + 3-i/p OR gate delay = 6 units Critical path in the o/p) logic for a Moore m/c. Delay is from Q,D,N i/ps to ckt o/p(s). Delay = 0 units as there is no logic reqd in this case

More Related