1 / 9

Hardware Connections for DAQ-FPGA Interface

Hardware Connections for DAQ-FPGA Interface. Interface for Driver / Data Acquisition Board P09311 David Howe. DAQ Board. 32-pins utilized for DAQ-FPGA and FPGA-DAQ traffic Right-most row of pins on J15 (as labeled on board)

imala
Download Presentation

Hardware Connections for DAQ-FPGA Interface

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Hardware Connections for DAQ-FPGA Interface Interface for Driver / Data Acquisition Board P09311 David Howe

  2. DAQ Board • 32-pins utilized for DAQ-FPGA and FPGA-DAQ traffic • Right-most row of pins on J15 (as labeled on board) • Left-most row grounded per P08311’s spec’s. Since P09311’s design does not incorporate these pins, they are left disconnected, with the ability to be used in future projects Pins used for connection with FPGA

  3. DAQ Connector Pinout • Only two rows of one set of pin headers utilized by P08311 • For purpose of P09311, ground pins (odd pins) are not currently used • Even pins 2 through 48 are data lines for digital I/O interaction between DAQ board and FPGA • Even pins 50 through 64 are used for data transfer to/from analog I/O as well as control for A/D and D/A conversion on DAQ board

  4. Spartan-3 Starter Board • FPGA board utilized by P09311 • Expansion Connectors A1 and A2 used for I/O traffic • 2 Row x 20 pin female headers Used Connectors

  5. FPGA Connector Pinouts A1 A2

  6. DLP USB-245M • USB FIFO: Reference http://www.dlpdesign.com/usb/dlp-usb245mv15.pdf • Pins 3, 10, 11, 12 connected together to provide power to the device via USB port • Pins 13-24 used for communication with FPGA 1 24 12 13

  7. Breakout Board • Consists of 3 Major Components: • DAQ Pin Connectors • FPGA Pin Connectors • DLP-USP245M USB FIFO Adapter • See Bill of Materials for complete part information • Connections are soldered from the USB device and the DAQ connector to the FPGA connectors • Purpose of board is to provide intermediate stage between FPGA and peripheral interfaces • Allows easy FPGA disconnect for testing / programming purposes Top of Board Bottom of Board

  8. Breakout Board Pinout

  9. Digital I/O Connector • ZIF socket connected to I/O Expansion Header A1 on 2nd Spartan-3 FPGA via ribbon cable • This allows for testing of a multitude of IC’s through development on FPGA • Using a 2nd FPGA will allow for the largest degree of system flexibility

More Related