1 / 3

A Low Power Carbon Nanotube Chemical Sensor System

A Low Power Carbon Nanotube Chemical Sensor System. Chemical Sensor Node Design Criteria. Ultra-Low power operation for prolonged operation High sensitivity to chemicals with fast response time High selectivity to differentiate chemicals. R. Distribution. CNT. 80. 60. Device Count.

jadzia
Download Presentation

A Low Power Carbon Nanotube Chemical Sensor System

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. A Low Power Carbon Nanotube Chemical Sensor System Chemical Sensor Node Design Criteria • Ultra-Low power operation for prolonged operation • High sensitivity to chemicals with fast response time • High selectivity to differentiate chemicals

  2. R Distribution CNT 80 60 Device Count 40 20 0 3 4 5 6 7 8 9 10 10 10 10 10 10 10 W Resistance ( ) - 350 samples R vs. R (300ppm NO ) D O 2 3000 ) W 2000 R (k D 1000 0 0 500 1000 1500 2000 2500 3000 3500 W R (k ) O Measured CNT Characteristics • Wide dynamic range (10kΩ ~ 9MΩ), but only moderate resolution (1%) • Sub-ppm NO2 detection • 16 bit dynamic range • 6-7 bit resolution • Interface to multiple CNT sensors for increased reliability • Access to 24 CNTs • Maximum current through a single CNT < 30 μA Implications for the CMOS chip

  3. CMOS Chip Design • Achieves a wide dynamic range with ADC/DAC of lower dynamic range • Dynamic range allocation is optimized by modeling each block • Consumes 32 μW at 1.83kS/s at less than 1.34% measurement error CMOS Chip Architecture Chip Design Flow Acknowledgments : FCRP IFC, National Semiconductor Inc., Samsung Scholarship Foundation, Intel

More Related