1 / 20

Crosstalk Noise Optimization by Post-Layout Transistor Sizing

Crosstalk Noise Optimization by Post-Layout Transistor Sizing. Masanori Hashimoto Masao Takahashi Hidetoshi Onodera Dept. CCE, Kyoto University. Post-Layout Tr. Sizing for Crosstalk Noise Reduction Overview. Crosstalk noise depends on coupling length coupling position

jamuna
Download Presentation

Crosstalk Noise Optimization by Post-Layout Transistor Sizing

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Crosstalk Noise Optimization by Post-Layout Transistor Sizing Masanori Hashimoto Masao Takahashi Hidetoshi Onodera Dept. CCE, Kyoto University

  2. Post-Layout Tr. Sizing for Crosstalk Noise Reduction Overview • Crosstalk noise depends on • coupling length • coupling position • driver strength of aggressor • hold strength of victim • Use analytic noise model • suitable for a lot of repetitive noise estimation • Optimize Tr. sizes preserving interconnects • no iterations between Tr. sizing and layout Routing & interconnect optimization Our target

  3. Post-Layout Tr. Sizing for Crosstalk Noise Reduction Features Optimization with interconnect preservation • no iterations between layout and Tr. sizing • accurately-extracted coupling information Downsize too strong drivers • continuous sizing • vary PN ratio • consider noise margin and transition time constraints

  4. Shrink Tr. width Terminals are fixed. On-Demand Cell Layout Generation(VARDS) Half size Normal size Same height

  5. Contents • Crosstalk noise estimation • Noise optimization algorithm • Experimental results • Conclusion

  6. Generic RC Trees on LSI Multiple aggressors, multiple branches aggressor 1 branch 2 branch 1 victim aggressor 2 aggressor 3

  7. Crosstalk Noise EstimationOverview • Noise estimation for two partially-coupled interconnects • closed-form noise waveform • Multiple aggressors • superpose noises from each aggressor • Multiple sinks • transform into two partially-coupled interconnects Aggressor Victim

  8. Modeling of Two Partially-Coupled Interconnects Vagg(t) aggressor model Vagg(t) Vnoise(t) victim model

  9. Cc Vagg Rv1 Rv2 Rv3 Vnoise Cv2 Cv3 Cv1 Noise Waveform and Peak Noise Voltage noise waveform peak noise

  10. Multiple Aggressors aggressor 1 Vnoise(t) victim aggressor n aggressor 1 Vnoisen(t) Vnoise1(t) aggressor n Superposition Vnoise(t)=Vnoise1(t)+・・・+Vnoisen(t)

  11. Superposition Considering Timing Window Superposition of peak noise Eliminate pessimistic estimation using timing window fastest arrival time  t  latest arrival time (timing window) other Timing window calculation Fastest arrival time: STA with coupling cap. multiplied by -1 Latest arrival time: STA with coupling cap. multiplied by 3 [P. Chen, et.al., ICCAD2000]

  12. Contents • Crosstalk noise estimation • Noise optimization algorithm • Experimental results • Conclusion

  13. start Calculate priorityi Downsize Tr. N Finish？ Y end Optimization Algorithm in Each Victim Net aggressor aggressor timing margin noise voltage • Downsize Tr. • Select agg. net with max-priority from non-optimized net. • Downsize Tr. such that Va2+Vv2 is minimum. • Finish? • All aggressors are optimized? • Noise is smaller than Vtarget? High priority strong impact and loose timing constraint victim downsize Consider both noises at aggressor and victim

  14. Execute several times, decreasing threshold. 1 threshold 0 Peak noise reduction Most of nets are optimized. Overall Optimization Algorithm start • Put nets into L • Put nets(> threshold・Vmax) into list L. • Execute local opt. • Optimize net with max-noise in L. • threshold・Vmax is target value Vtarget. • Finish? • L is empty? Calculate noise Put nets into L Execute local opt. N Finish？ Global optimality Y end

  15. Contents • Crosstalk noise estimation • Noise optimization algorithm • Experimental results • Conclusion

  16. Experimental Conditions • 0.35mm technology • Two combinational circuits designed for minimizing delay • dsp_alu: 2.3x2.3mm2, 13k cells • des: 0.8x0.8mm2, 3k cells • RC extraction • Small coupling caps.(<10fF) are treated as caps. to ground. • Supply voltage: 3.3V • Cell height: 13 routing pitches • Tr. Width: 6.2mm(standard), 0.9mm(minimum)

  17. Optimization Results of Crosstalk Noise Reduction Optimize noise without delay increase

  18. Initial and Optimized Layouts Initial Optimized

  19. Accuracy of Peak Noise Estimation • All coupled interconnects in des circuit • Actual interconnects with branches driven by CMOS gates Average error: 10mV

  20. Conclusion • Propose crosstalk noise reduction method by post-layout Tr. sizing • use analytic noise model • downsize too strong aggressors • preserve interconnects completely • reduce peak noise by 50%

More Related