1 / 15

Clock Upset and Finite State Machines

Clock Upset and Finite State Machines. Single Event Transient (SET). Fraction of a nanosecond to several nanoseconds. From Aerospace. Critical Transient Width vs Feature Size for Unattenuated Propagation. From Mavis. Heavy Ion Hit. Transient Pulse Passed One Buffer. Data In.

laszlo
Download Presentation

Clock Upset and Finite State Machines

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Clock UpsetandFinite State Machines

  2. Single Event Transient (SET) Fraction of a nanosecond to several nanoseconds. From Aerospace

  3. Critical Transient Width vs FeatureSize for Unattenuated Propagation From Mavis

  4. Heavy Ion Hit Transient Pulse Passed One Buffer Data In Mode 1 Transient Upset • Transient pulse higher than half VDC will propagate • Qcrit ~ 0.02pC, or LETth ~ 2MeV-cm2/mg for the worst case

  5. Double Clocking As a Result of Heavy Ion Induced Pulse Heavy ion induced negative pulse Cartoon of clock/logic upset. The device is most sensitive during the transition.

  6. Simulated Upsets for Various LETs Can get narrow and runt pulses.

  7. Row Buffer Input Pad (14 Rows) Clock Buffer Clock Tree BuffersSensitive to SETs Heavy Ion

  8. Clock Upset Instrumentation Differential Error Counts Cumulative Error Counts

  9. Clock Upset Cross Section

  10. Frequency Dependence of Clock Upset

  11. Clock Trees Can Be Hardened

  12. Temporal Sampling Latch with Sample and Release Stages From Mavis

  13. Temporal Latch Control Clocks Derived from Master Clock From Mavis

  14. Effects on Finite State Machines • Can cause the equivalent of multiple bit error • Can defeat parity, Hamming Codes, TMR, etc.

  15. References • "Clock buffer circuit soft errors in antifuse-based field programmable gate arrays, Jih-Jong Wang; Katz, R.B.; Dhaoui, F.; McCollum, J.L.; Wong, W.; Cronquist, B.E.; Lambertson, R.T.; Hamdy, E.; Kleyner, I.; Parker, W., IEEE Transactions on Nuclear Science, Dec., 2000. • "Temporally Redundant Latch for Preventing Single Event Disruptions in Sequential Integrated Circuits," David G. Mavis and Paul H. Eaton, Mission Research Corporation, Technical Report P8111.29, September 1998 (revised October 1998).

More Related