40 likes | 136 Views
Paper Report. Multiplexed redundant execution: A technique for efficient fault tolerance in chip multiprocessors. Pramod Subramanyan , Virendra Singh Supercomputer Education and Research Center, Indian Institute of Science, Bangalore, India Kewal K. Saluja
E N D
Paper Report Multiplexed redundant execution: A technique for efficient fault tolerance in chip multiprocessors PramodSubramanyan, Virendra Singh Supercomputer Education and Research Center, Indian Institute of Science, Bangalore, India Kewal K. Saluja Electrical and Computer Engg. Dept., University of Wisconsin-Madison, Madison, WI Erik Larsson Dept. of Computer and Info. Science, Linkoping University, Linkoping, Sweden Design, Automation & Test in Europe Conference & Exhibition (DATE), 2010 Cite count: 16 Presenter: Jyun-Yan Li
What’s the problem • Chip multiprocessors (CMPs) become the major for performance growth • Susceptible to soft errors, wear-out related permanent fault … • 2 cores or thread contexts execute single program in the CMP • Throughput loss • The throughput of the CMP decreases to half • System cost • Cooling, energy and maintenance cost
Proposal method • Multiplexed Redundant Execution (MRE) • Leading core pool • Executing applications that require fault tolerance • Trailing core pool • Executing applications that require fault tolerance • 3th pool • Non-redundant applications
Experimental result • Workload: 9 applications form the SPEC2000 • Reducing input set by the MinneSPEC • Average Performance • MRE degrades 2% • CRT degrades 18%