550 likes | 1.38k Views
Chapter 10 Fundamentals of Wafer-Level Packaging. Jason Mucilli Vincent Wu October 1, 2007. What is Wafer-Level Packaging?. IC packaging formed at the wafer level on the wafer in the wafer foundry Front end IC fabrication and back end IC assembly performed at wafer foundry
E N D
Chapter 10Fundamentals of Wafer-Level Packaging Jason Mucilli Vincent Wu October 1, 2007
What is Wafer-Level Packaging? • IC packaging formed at the wafer level on the wafer in the wafer foundry • Front end IC fabrication and back end IC assembly performed at wafer foundry • CSP (chip-scale package) • 20% larger than IC’s-done ass single chip packages at IC level, assembled by standard SMT, encapsulated and tested • Flip Chip • Done at wafer level and solder bonded with face down • Wafer level packaging • Goes extra step in forming electrical connections on the wafer, assembled face down but with SMT equipment, then encapsulating, testing and singulating as packaged IC’s
What is Wafer-Level Packaging? Cont. • Today’s wafer and IC packaging vs. new wafer level packaging process:
Why Wafer-level packaging? • Possible benefits • Smallest system size • Enabling interconnect continuum from IC to PWB because of thin-film processing • Reduced cost of packaging, testing and burn-in because all done at the wafer level • Elimination of underfill because compliancy of leads or other ways to achieve reliability • Improved electrical performance due to short lead lengths
Why Wafer-level packaging? Cont. • Size benefits • Shrinking size of portable and hand-held electronic devices • Ultimate IC packaging option-the package and the area it occupies on the PWB are equal to the size of an IC
Why Wafer-level packaging? Cont. • Cost benefits-achieved by 2 techniques: • Increasing wafer size results in more IC’s per wafer • Decreasing feature size on the IC- causes “die-shrinks” which result in more IC’s for a given wafer size • Equipment Costs • As wafer gets larger, the cost of the equipment also goes up • Cost increase is more than offset by increased production capacity
Disadvantages • Incompatibility of PWB • Very high I/O IC’s would require very small solder balls on a very tight pitch • Requires very high density PWB to interconnect-expensive
Why Wafer-level packaging? Cont. • Disadvantages Cont. • ALL the IC’s (good and bad) are packaged at the wafer level • Results in bad IC’s packaged early on when yields are low
WLP Technologies • Evolution of the Silicon wafer in size • 30 years ago-82.5mm • Now-300mm • Factor of 10 in IC productivity-also drives down cost
WLP Technologies Cont. • More than a dozen different ways of forming wafer-level packages: 3 categories • Redistributing WLP • Encapsulated WLP • Flex/Tape WLP
Redistribution of WLP Technologies • WLP Processes • Redistribution • Flip-Flop technology • Figure 10.10
Redistribution of WLP Technologies cont. • Redistribution technology offers protection • WLP technology use same technology as flip chip or bare die direct chip attachment to organic board • Difference in solder balls size
Encapsulated WLP Technologies • Encapsulated technology • Seals the chip between glass plates. • Peripheral Pads • Technology and material similar to redistribution. • Wafer • Front and Backside • Thickness • lithography
Flex Tape WLP Technologies • Flex Tape WLP • Conventional flex tape • Copper-polyimide flex tape • Wafer • IC • Connected by wirebonding • Liquid encapsulant • protection
WLP Reliability • Fundamentals of reliability • Coffin-Mason • Modified Equation • Reliable connection • Four Ways
WLP Reliability cont. Has been used for over 30 years.
Need for Underfill in WLP • WLP • IC packaging technology at wafer level w/o underfill is reliable. • But… • Interconnection b/w IC board rigid connection • Ex. Solder
Need for Underfill in WLP cont. • Underfill • Distributes stress across the substrate and PWB • Minimize stress concentration in solder balls • Increase Lifetime in thermal shock
Wafer-Level Burn-In and Test • Low-cost WLP • Wafer-level and Tests (necessity) • Non-destructive probing and technologies
Summary and Future Trends • Wafer-level Packaging technology • Fundamental advantage • Cost, Size, electrical performance, and Reliability. • Ultimate IC packaging technology • So far… • Mostly small I/O ICs. • High I/O with very high pitch. (still needs to be worked on)