1 / 4

Timing Verification Power estimates

Timing Verification Power estimates. Timing Verification. Timing constraints are always part of the Encounter digital cells placement and routing process Timing violation listed by Encounter should be corrected (by optimisation )

madeline-witt
Download Presentation

Timing Verification Power estimates

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Timing VerificationPower estimates ABC130 Final Design Review

  2. Timing Verification • Timing constraints are always part of the Encounter digital cells placement and routing process • Timing violation listed by Encounter should be corrected (by optimisation) • Encounter reports the macro and standard cells description in a verilog file and a sdf file that contains the wiring loads of each node ABC130 Final Design Review

  3. Timing Verification • Then the functional verification process with the verilog and sdf files are run again and results compared to the “golden reference” (results obtained with rtl) The last exercise with the extracted verilog and sdf did not report a functional mismatch (25 January 2013) ABC130 Final Design Review

  4. ABC130 Power Estimate ABC130 Final Design Review

More Related