130 likes | 216 Views
Designing of a D Flip-Flop Final Project ECE 491. Objectives. To familiarize with the function of the D flip- flop and it's operation. To Draw the schematic and the layout with clocked input Perform DRC check and generate LVS To do the simulation and observed the output waveforms
E N D
Objectives • To familiarize with the function of the D flip- flop and it's operation. • To Draw the schematic and the layout with clocked input • Perform DRC check and generate LVS • To do the simulation and observed the output waveforms • To Vary the output load(1pf to 5pf) and observed outputs
D Flip Flop (Specification) • A signal input and a clock signal is used • AMI-0.6micron process is used • Wp=7.5 u, Wn= 3.0 u, Ln=Lp=0.6u • Pre and Post-layout simulations using spectra • Rise time, Fall time and propagation delay increase for the loading effects
Why DFF • Preferred type for integrated circuit applications (DFF) • S-R flip flop has indeterminate state when both inputs are high • The JKFF simplifies the RSFF truth table but keeps two inputs.
Symbol CLK Q DFF D QB
Schematics Q QB Inverter Nor And And Nor
INVERTER NAND NOR AND