1 / 23

Presented by Ronald Collett

Presented by Ronald Collett. Key Performance Indicators Of Methodology Capabilities. Numetrics Management Systems Santa Clara, CA www.numetrics.com. Measuring Design Productivity is the Foundation of Assessing Design Methodology Capabilities.

mckile
Download Presentation

Presented by Ronald Collett

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Presented byRonald Collett Key Performance IndicatorsOf Methodology Capabilities Numetrics Management Systems Santa Clara, CA www.numetrics.com

  2. Measuring Design Productivity is the Foundation of Assessing Design Methodology Capabilities • Design productivity is a proxy for design process quality • High productivity means high design output per engineer • High productivity is a reflection of: • Engineering skill and management skills, • Tools, flows, methodology, infrastructure • To be used as a proxy, productivity calculation must contemplate that the product designed is released to volume production • Releasing to volume production implies that the product itself offers the requisite functionality, performance, price, reliability, form factor, etc. (i.e. the right value proposition)

  3. Basic Productivity Definition OUTPUT PRODUCTIVITY = LABOR INPUT

  4. Measuring Manufacturing Productivity Is Straightforward VALUE-ADDED MANUFACTURING PRODUCTIVITY = LABOR INPUT VALUE-ADDED = PRODUCT SELLING PRICE - COST OF MATERIALS

  5. Measuring Design Productivity Is Much More Difficult ???????? DESIGN PRODUCTIVITY = Effort (Person-weeks)

  6. Dissecting the Numerator of the Design Productivity Metric--What’s the Best Measure of What a Design Team Produces? Overly simplistic and INACCURATE measure of what a design team produces: Total transistors in the design TOTAL TRANSISTOR COUNT EFFORT (MAN-WEEKS)

  7. 2 R = 0.105 p = 0.008 = IC Design Project There is Almost Zero Correlation between Transistor Count and Project Effort Relationship Between Raw Transistors and Project Effort* 3,500 3,000 2,500 2,000 Project Effort (Person Weeks) 1,500 1,000 500 0 0 2 4 6 8 10 12 14 16 Raw Transistors in Millions

  8. Units Influencing Factors Transistor Count Circuit Type Reuse Levels Timing Density Etc…. Numetrics Complexity Units (NCUs) Design Output P = Design Effort Person-Weeks (Direct Measure Of Staff & Schedule) Measuring Design Productivity Factors that explain high or low productivity: - Engineering Skill Levels - EDA Tools - Design Flow - Process Stability - Customer Relationship - Management Support - Etc...

  9. Y = 179 + 544 * X 2 R = 0.520 p = 0.000 A Very Strong Correlation Exists Between Numetrics Complexity Unit (NCU) Calculation and Project Effort 3,500 Relationship Between NCUs and Project Effort* 3,000 2,500 2,000 Project Effort (Person Weeks) 1,500 1,000 500 0 0 0.5 1 1.5 2 2.5 3 3.5 Numetrics Complexity Units (NCUs) in Millions

  10. Actual Transistor™ Count Numetrics Complexity Unit Count vs. Project Effort vs. Project Effort Project Effort Project Effort 2 R = 0.520 (Person-weeks) (Person-weeks) 2 R = 0.105 p = 0.000 p = 0.008 = IC Design Projects = IC Design Projects 3,500 3,500 3,000 3,000 2,500 2,500 2,000 2,000 1,500 1,500 1,000 1,000 500 500 0 0 0 1 2 3 Numetrics’ Normalization Methodology Yields an R-squared Value of 0.52 (Project Effort vs. NCUs/Chip) Accuracy of the Normalization Methodology 0 2 4 6 8 10 12 14 16 NCUs per chip (Millions) Actual Transistors per chip (Millions)

  11. Numetrics’ Design Productivity Management System (DPMS) Quantifies Design Productivity and, therefore, Design Quality Comparing Design Capability Without DPMS High Productivity Design Project High Productivity Project DPMS Low Productivity Project Low Productivity Design Project Comparing Design Capability With DPMS

  12. Other Factors Explain the Difference in Design Effort Between Projects of Similar Complexity Inherent Design Complexity EDA Tools/Flows/Methodology IC DesignEffort 39% 69% Engineering Capability External Factors Leadership

  13. Performance of a Particular Project Industry Average Key Performance Indicators are a Prerequisite for Determining Quality of Design Process IC Design Productivity IC Development Cost 2500 $40 3000 2000 $60 3500 1500 $20 4000 1000 $80 Dollars per NCors NCUs per person week 500 4500 0 5000 $100 $0 IC Design Capacity™ IC Reuse Leverage NCU= Numetrics Complexity Unit 10000 12000 8000 60% 40% 14000 6000 4000 16000 80% 20% Percent Effort Saved per IC Design NCUs per week 18000 2000 20000 0 100% 0%

  14. Low-Cost Project (Dev Cost < $5.55) Mid-Cost Project ($5.55 < Dev Cost < $13.40 High-Cost Project (Dev Cost > $13.40) Design Capacity (Log Scale) NCUs designed per Week) Design Productivity (Log Scale) (NCUs designed per Person-Week) The Power of Measuring Design Process Quality by Observing Three Key Performance Indicators Simultaneously ASSP Project Distribution by Design Productivity, Design Capacity & Development Cost* Dev. Cost=$ per NCU Design Productivity Industry Average 100,000 5% Trim Mean 10,000 Design Capacity Industry Average 5% Trim Mean 1,000 100 10 100 1,000 10,000 100,000

  15. Average Productivity HIGH Design Capacity (NCUs designed per week) Average Capacity LOW Comparing the Quality of Two Different Design Flows LOW HIGH Design Productivity (NCUs designed per Person-Week) NCU= Numetrics Complexity Unit OLD Design Flow NEW Design Flow

  16. Two Steps are Needed to Compare Different Chip Design Projects 1. Design complexity normalization is used to Account for differences in reuse levels, circuit types, process technology, timing, and other circuit design characteristics. 2. Grouping similar projects by design application, project scope, team goals, etc.

  17. HIGH Design Capacity (NCUs designed per Week) Low Cost Project LOW Combining Normalization with Grouping of Similar Projects (in terms of design application, circuit content, etc.) Provides for Best-in-Class Assessment Best-in-Class Quadrant Average Capacity Analog & Mixed-Signal ICs for Communications Applications Average Productivity LOW HIGH Design Productivity (NCUs designed per Person-Week) NCU= Numetrics Complexity Unit Mid-Cost Project High Cost Project

  18. Five Sets of Key Performance Metrics • Cycle Time Metrics • Project Effort Metrics • Project Cost Metrics • Design Reuse Metrics • Technology Metrics

  19. Cycle Time Metrics • Design Capacity • NCUs /Week (Numetrics Complexity Units designed per Week) • Design Cycle Time • Time from Project Start to Release to Volume Production • Project Schedule Slippage • as a Percentage of Planned Schedule • First Prototype Turnaround Time • 1st Tapeout to 1st Packaged Prototypes Received from Fab • Time Allocation by First Tapeout • Time Consumed Prior to 1st Tapeout • Time Consumed After 1st Tapeout

  20. DPMS Yields a Profile of Project Effort and Duration for Each Design Phase Example Project Staffing Profile (People versus Time) 15 First Tapeout* Industry Standard Definition Full-time Equivalent People (FTE) Industry Standard Definition 10 Phase 3 5 Phase 4 Phase 2 Phase 5 Phase 6 Phase 1 0 Project Start Milestone 1 Milestone 2 Milestone 3 Milestone 5 Project End Milestone 4 Project Duration = End Date - Start Date Project Effort = ∑ (Phase Duration • FTE)

  21. Projects 18.0 20.3 15.4 9.5 10.0 34.5 Started (17%) (19%) (14%) (9%) (9%) (32%) in 1996 -40% -28% -39% -33% -49% -35% CAGR CAGR CAGR CAGR CAGR CAGR Projects 6.3 5.6 6.6 Started (26%) (23%) (27%) in 1999 2.0 1.7 2.3 (8%) (7%) (9%) TTM REDUCTION -37% CAGR Engineering Managers are using DPMS to Analyze Cycle Time Improvements Phase Duration Improvement Phase 1 Phase 2 Phase 3 Phase 6 Phase 4 Phase 5 Test Insertion 1st Proto Fabrication. High Level RTL Logic System APR & Timing Design & Design Design Validation Verification Partitioning 107.8 Weeks 24.5 Weeks

  22. Cycle Time Metrics (cont’d) • Design Phase Improvements(if a standard template is used) • Relative Capacity (for netlist-handoff ASIC only) • Physical Design Cycle Time • Number of Silicon Spins • No. of Planned Spins • Actual Metal-only Spins & Actual All-layer Spins

  23. Summary and Conclusions • Measuring design productivity is the cornerstone for measuring design methodology efficacy • Quantifying design complexity is a prerequisite to measuring design productivity--requires a robust normalization approach in order to compare designs fairly • Numetrics measurement system is now being used across the semiconductor and systems industry • Quality of design process has become tantamount to quality of manufacturing process

More Related