1 / 4

FPGA Design Flow

Verilog test bench. Verilog model. Verilog Netlist. ngc. par. bit. FPGA Design Flow . Verilog RTL Coding. Tools. Design Stage. Verilog Design. Text Editor Emacs, Nedit, Vi. Functional/Gate simulation & Verification. Verification. Modelsim SE Leda. sdc. Synthesis.

minty
Download Presentation

FPGA Design Flow

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Verilog test bench Verilog model Verilog Netlist ngc par bit FPGA Design Flow Verilog RTL Coding Tools Design Stage Verilog Design Text Editor Emacs, Nedit, Vi Functional/Gate simulation & Verification Verification Modelsim SE Leda sdc Synthesis Xilinx ISE - XST Synplify Pro Logic Synthesis Pyhsical Design & Implementation Xilinx ISE Xilinx Impact ucf Physical Layout Device Configuration

  2. Verilog test bench Verilog RTL Verilog Netlist Digital Design Flow Verilog Coding Design Stage Tools Verilog Design Text Editor Emacs, Nedit, Vi Functional/Gate Simulation/Verification Verification Mentor - Modelsim SE Synopsys - Leda Synthesis Synposys - Design Compiler Logic Synthesis scr Test Insertion Synopsys - TetraMax Mentor - Fastscan Test-Insertion test.scr Static Timing Anal. Synopsys - Primetime Place & Route Cadence - Sensemble/ SOC Encounter Synopsys - Apolllo Static Timing Analysis _pre.sdf techfile.lef techfile.gcf *.lef *.tlf *.def Floorplanning/ Place & Route Clock Tree Insertion Cadence - CTgen Timing Extraction Synopsys - StarRXT Cadence - Pearl Clock Tree Insertion Final Layout ctgen.con DRC/ANT Checking Cadence - Assura, Dracula Mentor – Callibre _post.sdf Timing Extraction LVS Cadence - Assura, Dracula Mentor – Callibre Final Design Check DRC/LVS gds2

  3. Analogue Design Flow Schematic Entry Design Stage Tools Schematic Entry Composer Simulation Simulation Spectre Layout Virtuosso Pyhsical Verification/ Extraction Assura Calibre Layout techfile.lef techfile.gcf *.lef *.tlf *.def Post-Layout Simulation Spectre Physical Verification / Extraction Post-Layout Simulation gds2

  4. Verilog test bench Verilog RTL Verilog Netlist Mixed Signal Design Flow Cadence - SpectreVerilog Cadence -UltraSim Analog Flow Digital Flow Co-simulation Environement Verilog Coding Behavioural Modelling Schematic Entry Functional/Gate Simulation/Verification Simulation Logic Synthesis scr Test-Insertion test.scr techfile.lef techfile.gcf *.lef *.tlf *.def Layout Static Timing Analysis _pre.sdf techfile.lef techfile.gcf *.lef *.tlf *.def Floorplanning/ Place & Route Physical Verification / Extraction Clock Tree Insertion Final Layout ctgen.con _pst.sdf Timing Extraction Post-Layout Simulation gds2 Final Design Check DRC/LVS gds2

More Related