1 / 7

Bellatrix Wideband Signal Compressor

Bellatrix Wideband Signal Compressor. Los Alamos National Laboratory. Lossy Compression of Wideband RF. Time Based Compression (Burst Digitization) Well suited for pulse-like signals with low duty factor Performance depends on detection of pulse presence

monifa
Download Presentation

Bellatrix Wideband Signal Compressor

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Bellatrix Wideband Signal Compressor Los Alamos National Laboratory

  2. Lossy Compressionof Wideband RF • Time Based Compression (Burst Digitization) • Well suited for pulse-like signals with low duty factor • Performance depends on detection of pulse presence • Weak SNR cases need sophisticated triggering • Frequency Domain Compression (Homomorphic + Thresholding) • Well suited to long duration signals and complex signal mixtures • Simple versions of algorithm can provide 5X compression & high fidelity • Higher compression ratios tend to round fast rise/fall times on pulses • Compression Through Sub-Band Coding • Joint localization of signal in time and frequency • Adaptive bit allocation and scalar quantizer design • Compression generally removes signal “noise”

  3. Lossy Compressionof Wideband RF • Tasks for version 1.0 • Simulate and functionally verify polyphase filter code • Validate filter performance against models • Implement polyphase filter in SLAAC-1 • add mezzanine and backplane interfaces • probably have to partition design into 2 PEs • create testbench to interface with mezzanine cards • Write/Verify code for post-filter detection • Integrate detector with polyphase filter in SLAAC-1 • Additional code • data delay buffer to compensate for trigger latency • precise time stamp for data header • format data for downstream processing • Integrate SLAAC-1 with Bellatrix system

  4. Access 256 Baseboard ApCom 1610 IF/IF Convertor I/O 1 ADC FPDP I/O 2 I/O 3 Bellatrix 1.0 WB Compandor Time based Compression (Version 1) VXI/VME Chassis SLAAC-V FPGA Computer IRIG-B Timing Interface VXI Con- troller 160 MHz IF Vmetro I/O 1 50 to 90 MHz @ 0 +/- 10 dBm FPDP Ethernet 10bT Control RAID

  5. LANL RCA-2 FPGA Computer Access 256 Baseboard ApCom 1610 IF/IF Convertor I/O 3 I/O 1 I/O 2 I/O 1 ADC WinNT OS Pentium Computer I/O 1 I/O 2 SLAAC-1 FPGA Computer Bellatrix Interim prototype VXI/VME Chassis IRIG-B Timing Interface VXI Con- troller Vmetro 160 MHz IF 50 to 90 MHz @ 0 +/- 10 dBm FPDP RAID TRIG FPDP Ethernet 10bT Control Industrial PCI Chassis & Backplane

  6. RAID Timestamp Detector Format Filter FFT Bellatrix 1.0 WB Compandor Time based Compression (Version 1) start Pre Trigger Buffer Post ADC Timing Interface PE1 time PE2

  7. SLAAC-V FPGA Computer Access 256 Baseboard ApCom 1610 IF/IF Convertor I/O 3 I/O 1 I/O 2 I/O 1 ADC Radix 32 FFT CPU Radix 32 FFT CPU WinNT OS Pentium Computer CRI Peg-80 CRI Peg-80 I/O 1 I/O 1 I/O 2 I/O 2 SLAAC-1( FPGA Computer SLAAC-1(V) FPGA Computer Bellatrix 1.5 WB CompandorHomomorphic or Burst Digitization Compression (V. 1) VXI/VME Chassis IRIG-B Timing Interface VXI Con- troller Vmetro 160 MHz IF 50 to 90 MHz @ 0 +/- 10 dBm FPDP RAID FPDP Ethernet 10bT Control Industrial PCI Chassis & Backplane

More Related