30 likes | 205 Views
Readout Control Unit 1/3. Reconfiguration Auxiliary Devices FLASH Memory FLASH FPGA (ProASIC+). BUS TRANSCEIVERS. FINAL RCU (FECs side). FPGA MAIN FUNCTION Power-on Procedure FEE Initialization Dataflow Control FEE Safety Control. RCU to FECs CONNECTORS. FPGA
E N D
Readout Control Unit 1/3 • Reconfiguration Auxiliary Devices • FLASH Memory • FLASH FPGA (ProASIC+) BUS TRANSCEIVERS FINAL RCU (FECs side) • FPGA MAIN FUNCTION • Power-on Procedure • FEE Initialization • Dataflow Control • FEE Safety Control RCU to FECs CONNECTORS FPGA XILINX Virtex-II Pro • FPGA for final RCU • Real-time readback of configuration data for verification • Partial reconfiguration while running
Readout Control Unit 2/3 SIU CARD FINAL RCU (links side) DCS CARD Power Regulators
Characterization of Sector A09 • Sector A09 equipped with • backplanes • cooling circuit • LV power rods • LV PS + cables (4 x 40m)