1 / 15

Latches and Flip-Flops

Latches and Flip-Flops. ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning. Set-Reset Latch. S. Q'. Q. R. Set-Reset Latch. S. 0. Q'. 1. 0. 1. 0. Q. 0. R. Set-Reset Latch. S. 0. / 1. / 0. / 1. Q'. 1. / 0. 0. / 1. 1.

pierce
Download Presentation

Latches and Flip-Flops

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Latches and Flip-Flops ELEC 311 Digital Logic and Circuits Dr. Ron Hayne Images Courtesy of Cengage Learning

  2. Set-Reset Latch S Q' Q R 311_11

  3. Set-Reset Latch S 0 Q' 1 0 1 0 Q 0 R 311_11

  4. Set-Reset Latch S 0 / 1 / 0 / 1 Q' 1 / 0 0 / 1 1 / 0 0 / 1 Q 0 R 311_11

  5. Set-Reset Latch S 0 Q' 0 / 1 1 / 0 0 / 1 1 / 0 Q 0 / 1 / 0 / 1 R 311_11

  6. Switch Debouncing

  7. D Latch 311_11

  8. Edge-Triggered D Flip-Flop 311_11

  9. Timing Parameters 311_11

  10. J-K and T Flip-Flops 311_11

  11. J-K FF Timing Diagram 311_11

  12. T FF Timing Diagram (Falling-Edge Triggered) 311_11

  13. Additional Inputs 311_11

  14. Sequential Circuits 311_11

  15. Summary • Latches • S-R (Set-Reset) • D (Data) • Flip-Flops (Edge-Triggered) • D (Data) • J-K (Set-Reset-Toggle) • T (Toggle) 311_11

More Related