1 / 6

Amoeba-Cache Adaptive Blocks for Eliminating Waste in the Memory Hierarchy

Amoeba-Cache Adaptive Blocks for Eliminating Waste in the Memory Hierarchy. Snehasish Kumar Arrvindh Shriraman Eric Matthews Lesley Shannon. Hongzhou Zhao Sandhya Dwarkadas. Cache data utilization. Tag Array. Data Array. Untouched Data. Tags. Data. Variable Granularity Blocks.

renee
Download Presentation

Amoeba-Cache Adaptive Blocks for Eliminating Waste in the Memory Hierarchy

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Amoeba-Cache Adaptive Blocks for Eliminating Waste in the Memory Hierarchy Snehasish Kumar Arrvindh Shriraman Eric Matthews Lesley Shannon Hongzhou Zhao Sandhya Dwarkadas Amoeba Cache : Adaptive blocks for Eliminating Waste in the Memory Hierarchy

  2. Cache data utilization Tag Array Data Array Untouched Data Tags Data Amoeba Cache : Adaptive blocks for Eliminating Waste in the Memory Hierarchy

  3. Variable Granularity Blocks Tag Array Data Array How to support variable # of blocks / set ? How to support variable granularity for each block? Amoeba Cache : Adaptive blocks for Eliminating Waste in the Memory Hierarchy

  4. Our Approach : Amoeba Cache Unified SRAM Array Amoeba Cache : Adaptive blocks for Eliminating Waste in the Memory Hierarchy

  5. Target Metrics Bandwidth Amoeba Cache Space Utilisation Miss Rate Amoeba Cache : Adaptive blocks for Eliminating Waste in the Memory Hierarchy

  6. Results Reduces L1 and L2 miss rate by 18% Reduces on-chip bandwidth by 46% Reduces off-chip bandwidth by 38% Reduces energy by 11% Improves performance by 10%

More Related