1 / 14

IP Core Migration from Xilinx to Altera Guide

Learn how to change Xilinx IP core to Altera, understand transceiver differences, test protocols in Aurora, and troubleshoot potential issues. Step-by-step tutorial with examples and detailed explanations.

rmcneill
Download Presentation

IP Core Migration from Xilinx to Altera Guide

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. CDC Merger Liu Shih-Min ; Alan, Teng; C.H. Wang NUU, Taiwan

  2. Outline • Aurora IPcorefiles • Change Xilinx IPcore to Altera • Transmit speed • Transceiverdifference • Test over • In test • problem

  3. Aurora IPcorefiles • Aurora IPcorefiles • ./SRC • Auroraprotocolcore files • ./example_design • User interfaceexample files

  4. File Relations

  5. Change Xilinx IPcore to Altera • Need remove and replace component • Need remove • I/O buffer • Need replace • FD、FDR、SRL16...etc. • Transceiver、PLL

  6. Transmit speed • Xilinx : linerate • Altera : effective datarate • Transmit how many bit per-second

  7. linerateand datarate • Aurorause 8b10bencoder/decoder，so 8 bits data will use 10 bits space, and datarate will be linrate*0.8. • For example,linerate is5Gbps the datarate is 5Gbps*0.8 = 4Gbps

  8. Transceiverdifference • Xilinx • transmit and receiveuse same clock • support Auroraprotocolfunction • Altera • transmit and receive use different clock • Support part of Auroraprotocolfunction

  9. Xilinx and Altera transceiver structure: transmitter XILINX ALTERA

  10. Xilinx and Altera transceiver structure: receiver XILINX ALTERA

  11. Test over • SP6 Aurora 3.125G in Altera Stratix4 • SP6 Stratix-4 • Virtex6 Stratix-4 • VT6 Aurora 3.125G in Altera Stratix4 • VT6 Stratix-4 OK OK

  12. In test • VT6 Aurora 5G in Altera Stratix4 • Change IPcore complete • VT6and Stratix4transceivertest complete • Loopbackis in test • VT6 Stratix4test is in test

  13. Problem in 5G test • Altera transceiver can’t setup 5Gbps and 16bit width directly • Successful solve • Receive data is incorrect • Successful solve • 5G Coreon Stratix4 still can’t work • When receive the initial sequence, the core is no responce.

  14. THE END

More Related