High-Level Synthesis an introduction

Aug 08, 2012

330 likes | 488 Views

Share Presentation

Embed Code

Link

rona

Download Presentation

High-Level Synthesis an introduction

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

1. High-Level Synthesisan introduction

ECE 565 High-Level Synthesis--Introduction

ECE 565 High-Level Synthesis--Introduction. Shantanu Dutt ECE Dept., UIC. HLS Flow. Code/Algorithm  Architecture (interconnected functional units (FUs), memory units (MUs) via muxes, demuxes, tristate buffers, buses, dedicated interconnects).

309 views • 17 slides

High-Level Synthesis with Bluespec : An FPGA Designer’s Perspective

High-Level Synthesis with Bluespec : An FPGA Designer’s Perspective. Jeff Cassidy University of Toronto Jan 16, 2014. Disclaimer. I do applications: not an HLS expert Have not used all tools mentioned; Sources: personal experience, reading, conversations Opinions are my own

697 views • 51 slides

Multi-Level Logic Synthesis Introduction

Multi-Level Logic Synthesis Introduction. Outline Representation Networks Nodes Technology Independent Optimization Technology Dependent Optimization. Structured System. (combinational logic, memory, I/O). Combinational optimization Sequential optimization.

551 views • 35 slides

High Level Synthesis

High Level Synthesis. PARTITIONING. Why Required?. Used in various steps of High Level Synthesis : Scheduling Allocation Unit selection The same techniques for partitioning are also used in physical design automation tools. Component Partitioning.

354 views • 14 slides

IL2200 - High Level Synthesis

Ahmed Hemani www.it.kth.se/~hemani. IL2200 - High Level Synthesis. High Level Synthesis. WHILE G < K LOOP F := E*(A+B); G := (A+B)*(C+D); END LOOP;. Algorithm. Controller. PLA. Latches. Library. +. -. Constraints Area Time: Clock Period Nr. of clock steps Power.

351 views • 22 slides

High-Level Synthesis

High-Level Synthesis. Université de Bretagne-Sud Lab-STICC Philippe COUSSY philippe.coussy@univ-ubs.fr. Outline. Context High-Level Synthesis GAUT Conclusion. A bit of History. Design methodologies

846 views • 62 slides

High-level Synthesis Scheduling, Allocation, Assignment,

High-level Synthesis Scheduling, Allocation, Assignment,. Note: Several slides in this Lecture are from Prof. Miodrag Potkonjak, UCLA CS. Overview. High Level Synthesis Scheduling, Allocation and Assignment Estimations Transformations. Allocation, Assignment, and Scheduling.

1.1k views • 68 slides

High-Level Synthesis: Creating Custom Circuits from High-Level Code

High-Level Synthesis: Creating Custom Circuits from High-Level Code. Greg Stitt ECE Department University of Florida. FPGA. Processor. Existing FPGA Tool Flow. Register-transfer (RT) synthesis Specify RT structure (muxes, registers, etc) + Allows precise specification

1.44k views • 122 slides

ENGG3190 Logic Synthesis High Level Synthesis

ENGG3190 Logic Synthesis High Level Synthesis. Winter 2014 S. Areibi School of Engineering University of Guelph. Outline. Synthesis & Abstraction Levels of Design High Level Synthesis Definition Motivation Main Preprocessing Steps Parsing & Analysis Optimization

906 views • 65 slides

Validating High-Level Synthesis

Validating High-Level Synthesis. Sudipta Kundu , Sorin Lerner, Rajesh Gupta Department of Computer Science and Engineering, University of California, San Diego. …. x = a * b; c = a < b; if (c) then a = b – x; else a = b + x; a = a + x; b = b * x; …. C/C++, SystemC

421 views • 23 slides

Lower Power High Level Synthesis

Lower Power High Level Synthesis. 1999. 8 성균관대학교 조 준 동 교수 http://vada.skku.ac.kr. System Partitioning. To decide which components of the system will be realized in hardware and which will be implemented in software

1.61k views • 137 slides

L11: Lower Power High Level Synthesis(2)

L11: Lower Power High Level Synthesis(2). 1999. 8 성균관대학교 조 준 동 교수 http://vada.skku.ac.kr. Exploiting spatial locality for interconnect power reduction. A spatially local cluster: group of algorithm operations that are tightly connected to each other in the flowgraph representation.

358 views • 26 slides

High-Level Synthesis-II

High-Level Synthesis-II. Virendra Singh Indian Institute of Science Bangalore virendra@computer.org. IEP on Digital System Synthesis @ IIT Kanpur. Architectural Synthesis. Architectural Level Abstraction Datapath Controller Architectural Synthesis

764 views • 53 slides

High-Level Synthesis for Reconfigurable Systems

High-Level Synthesis for Reconfigurable Systems. High-Level Synthesis. New Computing Platforms: Its success depends on the easiness of programming Microprocessors DSPs Parallel Computing: Why not as successful as sequential programming?

460 views • 43 slides

ECE 565 High-Level Synthesis—An Introduction

ECE 565 High-Level Synthesis—An Introduction. Shantanu Dutt ECE Dept., UIC. HLS Flow. Code/Algorithm  Architecture (interconnected functional units (FUs), memory units (MUs) via muxes, demuxes, tristate buffers, buses, dedicated interconnects).

185 views • 17 slides

High-Level Synthesis Algorithms

High-Level Synthesis Algorithms. Scheduling: Inputs: A DFG An architecture (i.e. a set of processing elements) Output: Starting time of each node on a given resource Temporal partitioning: Input: A DFG A reconfigurable device Output: A set of partitions

504 views • 46 slides

High-level synthesis

High-level synthesis. Think about it…. Standard-cell methodology and tools were developed for easy mapping of logic-level design into IC layout. BUT: example: 32-bit : c = a + b . We do not write 32 Boolean expressions with up to 64 variables each to indicate this simple operation.

364 views • 34 slides

Multi-Level Logic Synthesis Introduction

380 views • 36 slides

High-Level Synthesis

High-Level Synthesis. Université de Bretagne-Sud Lab-STICC Philippe COUSSY philippe.coussy@univ-ubs.fr. Outline. Context High-Level Synthesis GAUT Conclusion. A bit of History. Design methodologies

721 views • 62 slides

High-level Synthesis Transformations

High-level Synthesis Transformations. EE202A (Fall 2003): Lecture #9. Note: Several slides in this Lecture are from Prof. Miodrag Potkonjak, UCLA CS. Overview. High Level Synthesis Scheduling Estimations Transformations. Transformations. Goals of High Level Synthesis

334 views • 29 slides

More Related