1 / 20

CSCM type test

CSCM type test. Status of the preparation of the CSCM type test. M. Bernardini, B. Bordini, K. Brodzinski, Z. Charifoulline, G. D’Angelo, A. Gorzawski, A, Perin, M. Pojer, M. Solfaroli Camillocci, J. Steckert, H. Thiesen A. Verweij, G. Willering. MPE-TM 31 January 2013. The CSCM type test.

rossa
Download Presentation

CSCM type test

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. CSCM type test Status of the preparation of the CSCM type test M. Bernardini, B. Bordini, K. Brodzinski, Z. Charifoulline, G. D’Angelo, A. Gorzawski, A, Perin, M. Pojer, M. Solfaroli Camillocci, J. Steckert, H. Thiesen A. Verweij, G. Willering MPE-TM 31 January 2013

  2. The CSCM type test • The CSCM type test is planned: • In sector 23 on the three main circuits: RB.A23, RQD.A23 and RQF.A23 • End of powering tests: 02/03 • End of ElQA: 17/04 • Warm up of the sector between 1.9 K and 20 K: 18/04 to 24/04 • Powering tests including ElQA before and after: 25/04 to 10/05 • Preparation of the CSCM type test must be done before ElQA: 11/03 to 03/04 RP survey CSCM Reparation phase (11/03 – 03/04) TE-MPE-TM – CSSM type test status – 31 January 2013 M. Bernardini

  3. The cryogenic status for CSCM type test 1/2 Two scenarios considered (depending on current leads cooling requirements): Whole sector in GHe –> arc @ 20 K within range of +/- 10 K, P=5 bara (within range of +/- 0.5 bar), DFBs: TT891A stabilized at 50 K or lower (~35-40 K), P=~1.8 bara Using LHe for DFBs with normal cooling scheme, while keeping arc magnets with GHe between ~10 and ~40 K (bad homogeneity over the sector length). Scenario 1 – relatively elegant and feasible (cold part of main cold box OFF, 20 K GHe in main supply line for tunnel cooling) Scenario 2 – complicated because of requirements of LHe in DFBs and GHe in arc at the same time, re-cooling of arc magnets up to 20 K with supply helium at 4.5 K is difficult, bus bars between DFB and first Q10 or Q11 will be probably in supra state ... TE-MPE-TM – CSSM type test status – 31 January 2013 Recovery after the test (between the tests) can be done during the night (CCC cryo shift available 24/24 h), rough estimated time recovery ~5 hours +/- … (depending on introduced energy and chosen scenario) TE-CRG-OA_K.Brodzinski, 30.01.2013

  4. The cryogenic status for CSCM type test 1/2 • The total related energy introduced to the magnet system will be at max. ~300 MJ (part of that going to the magnets material and other part going to helium causing increase of pressure in the cold mass). • Because of the equipment safety reasons two precautions have to be considered for the test: • Test to be started with small steps of circuits powering to understand the pressure response of the system especially in DFBs and cold mass volumes, then progressively increased. • The cold mass pressure of ~15 barashould not be exceeded (no fast discharge of helium via the QVs). • The cryogenic interlocks CS and CM will be simulated  no protection for circuits powering will be guarantied from the cryogenic side. • The specific procedures will be put in place to prepare and perform the tests. We need to know ASAP which scenario will be applied for the first test (DFBs at 4.5 or 20 K)? TE-MPE-TM – CSSM type test status – 31 January 2013 The required configuration was never done – strong prudence is to be applied ! TE-CRG-OA_K.Brodzinski, 30.01.2013

  5. The Power Converter status (+) ( - ) • The connection in parallel of the two output chokes has be decided (avoid the saturation of the chokes) • Grounding of the circuit under test will be done at the level of the power converter (avoid earth modification) • No real difference with the tested configuration in P-Hall • The power converter will be limited at 8 kA for the type test (no time to valid the operation at 12 kA) TE-MPE-TM – CSSM type test status – 31 January 2013

  6. The Power Converter status (+) ( - ) • This “new” configuration will be tested in P-Hall in February (1 week) • The modification of the RB.23 power converter and its IST will be done in March (2 weeks) • “Modification and IST procedure” of the RB.A23 power converter (including the 13kA-EE system and the PIC recabling) will be ready for approval at the end of February TE-MPE-TM – CSSM type test status – 31 January 2013

  7. The circuit protection system status • mDQQBS hardware status • 60 boards for rework (extended range) with TE-MPE-EM (Betty) • Production tester operational, 2nd to be re-activated • All boards have to be re-programmed with latest firmware and tested • mDQQBS firmware status • Firmware development ongoing • Watch dog feature still pending • Simulation results can be re-played in tester software • Changed behavior of dvdt threshold: active after activation with elevated threshold (sunglasses)  normal dvdt threshold after fixed time TE-MPE-TM – CSSM type test status – 31 January 2013 Z. Charifoulline and J. Steckert

  8. The circuit protection system status • Firmware testing Simulated run-away data TE-MPE-TM – CSSM type test status – 31 January 2013 mDQQBS logging output, triggers at dvdt (20mV/s), voltage threshold set to 1V Z. Charifoulline and J. Steckert

  9. The circuit protection system status The test sequence for CSCM: QP3 simulations for 40m RB bus bar (as example). mDQQBS default thresholds and settings - ongoing mDQQBS Thresholds TE-MPE-TM – CSSM type test status – 31 January 2013 Z. Charifoulline

  10. The circuit protection system status Voltages QP3 simulations for 40m RB bus bar Current Cycles dV/dt dV/dt -threshold delayed or elevated TE-MPE-TM – CSSM type test status – 31 January 2013 Z. Charifoulline

  11. The circuit protection system status • mDQQBS <-> Labview • QP3 simulations for RB (40m) and RQ (120m) test runs (done) • Thresholds estimations from simulations for all lengths (ongoing) • Thresholds loading and verification (done but with one crate in b281) • mDQQBS buffers manipulations (done but with one crate in b281) • Splice Monitor modification to analyse CSCM data from TIMBER or buffers (ongoing) • EXCEL analysis tools of buffers data (???) Desktop <-> b281 TE-MPE-TM – CSSM type test status – 31 January 2013 Z. Charifoulline

  12. CSCM automated data/commands workflow • mBS cards produce ~300 files /sector for RB and ~108 files /sector for RQ– clear need for automation processing of them. • Originally buffer is recorded at 2*16.65Hz (total buffer length 6000 points) • No regular PM is sent in that case, only internal buffer contains the recorded signals. • Triggerd to record and send buffer will be done bygatewaymacro (Jens to specify this to EN/ICE) • Buffer is sent to Logging DB with 5Hz sampling, hence has to be processed and treated in order to restore it’s original sampling rate (due to known problem with field bus controller, some of data has to be interpolated as well). • After each sequence: (…), buffer recording, buffer send from board A, buffer send from board B(…) software tool has to be called In order to readout and process both buffers coming from Logging DB. (see next two slides) • Output data will be stored as (standard) PM data object (or CSV files) TE-MPE-TM – CSSM type test status – 31 January 2013 A. Gorzawski

  13. Signal life cycle pt.1 • mBS ‘treatment’ (possible for ALL signals in one sector!, here only 2 sets of 2 signals during noise test) Extracted from LoggingDB Resampled (5Hz -> 33Hz) TE-MPE-TM – CSSM type test status – 31 January 2013 Rescaled to original values. A. Gorzawski

  14. Signal life cycle pt.2 • For each markers found, special search algorithm is started to find: • What was the time (as absolute time tamp, when the signal was recorded). • What was actual board selected (both search are based on state change of corresponding signal associated with one crate when request for recording is sent) • Results are stored as PM data (if needed raw CSV files format is provided) TE-MPE-TM – CSSM type test status – 31 January 2013 A. Gorzawski

  15. Sequencer and ACCTEST framwwork • Reuse HWC tool to realize the CSCM powering test from the CCC • HWC Sequencer • ACCTEST • HWC Sequencer • 1st draft of the specification has been sent to Markus • Reuse PIC sequence for interlock tests before powering tests • Missing: Script for data triggering (Z. Charifoulline and J. Steckert) • ACCTEST • All the test will be tracked in ACCTEST framework not recorded in MTF and not automatically analyzed TE-MPE-TM – CSSM type test status – 31 January 2013

  16. Current Lead tests in SM18 • Test in planned at the end of February (priority to the diodes) • No needed if the DFBAs will be at nominal condition for the type test TE-MPE-TM – CSSM type test status – 31 January 2013 B. Bordini

  17. Documentation • First Draft of the “CSCM type test procedure” has been written (on my public). • Several parameters must be fixed • DFBA conditions: 20K or 4.5 K • Maximum current: 8 kA or less • Maximum safe energy: 4 TeV or more TE-MPE-TM – CSSM type test status – 31 January 2013

  18. Documentation • First draft of the “Risk Analysis” document will be written for the mid of February • First draft of the “IST” will be written for the end of February • Power converter (including EE system and PIC recabling) • Circuit protection system • Cryogenic configuration TE-MPE-TM – CSSM type test status – 31 January 2013

  19. Showstopper and next steps • Showstopper • CCC will be in maintenance during CSCM type tests • Next steps • Finalise the tests procedures • CSCM type test procedure • IST (power converter, QPS and CRYO) • Risk analysis • Define a realistic detailed planning of the type test • Type test can be done only by the experts • Time is mainly spent by data reading and analysis and by cryo recovery specially if the DFBAs are operated at nominal conditions TE-MPE-TM – CSSM type test status – 31 January 2013

  20. The circuit protection system status • mDQQBS: Specification, commands, control parameters TE-MPE-TM – CSSM type test status – 31 January 2013 Z. Charifoulline

More Related