1 / 12

The Silicon Laboratories C8051F020

The Silicon Laboratories C8051F020. Enhanced 8051 Part 3 Digital to Analog Conversion (DAC). Digital to Analog Conversion. 0001 0010. Digital Signals:. 04, 00, 06, 12, 1D, 22, 21…. Analog Signal. ideal. actual. Digital to Analog Conversion. Two general types

salim
Download Presentation

The Silicon Laboratories C8051F020

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. The Silicon Laboratories C8051F020 Enhanced 8051 Part 3 Digital to Analog Conversion (DAC) ECE/CS-352: Embedded Microcontroller Systems

  2. Digital to Analog Conversion 0001 0010 Digital Signals: 04, 00, 06, 12, 1D, 22, 21…. Analog Signal ideal actual ECE/CS-352: Embedded Microcontroller Systems

  3. Digital to Analog Conversion • Two general types • Weighted D/A Converter (4-bit example) R digital input Q3 Q2 Q1 Q0 analog output 2R 4 Rout register 4R 1111 8R 1100 1000 0100 0000 ECE/CS-352: Embedded Microcontroller Systems

  4. Digital to Analog Conversion Ladder D/A Converter (4-bit example) Q3 Q2 Q1 Q0 analog output 2R digital input 4 R 1111 register 2R 1100 R 2R 1000 R 2R 0100 2R 0000 ECE/CS-352: Embedded Microcontroller Systems

  5. Digital/Analog Converters in C8051F020 DAC0 and DAC1 (identical) When disabled, output is high impedance Data registers 12 bit digital value ECE/CS-352: Embedded Microcontroller Systems

  6. DAC0CN: DAC Control Register DAC Output Scaling/Justification DAC Enable 0 = disable 1 = enable • DAC Mode • 00: DAC updates occur on a write to DAC0H. • 01: DAC updates occur on Timer 3 overflow. • 10: DAC updates occur on Timer 4 overflow. • 11: DAC updates occur on Timer 2 overflow. ECE/CS-352: Embedded Microcontroller Systems

  7. DAC Output Scaling/Justification ECE/CS-352: Embedded Microcontroller Systems

  8. DAC Registers • In mode 00 (default), analog output is updated on a write to DAC0H (or DAC1H) DAC0H (8) DAC0L (8) DAC1H (8) DAC1L (8) Example: ECE/CS-352: Embedded Microcontroller Systems

  9. Conversion Synchronization • Use Timer overflows to synchronize DAC when it is important to have smooth output waveforms. Using software loops which may be interrupted. Using timer overflows. ECE/CS-352: Embedded Microcontroller Systems

  10. Output Voltage Swing 0 analog range Vref – 1 lsb 000h digital range FFFh (4095) ECE/CS-352: Embedded Microcontroller Systems

  11. Reference Voltage • Can be an external voltage on pin VREFD • Can be the internal reference voltage VREF (2.4V) ECE/CS-352: Embedded Microcontroller Systems

  12. Configuring VREFD REF0CN • BIASE: ADC/DAC Bias Generator Enable Bit. • (Must be ‘1’ if using ADC or DAC). • 0: Internal Bias Generator Off. • 1: Internal Reference Buffer On. Internal voltage reference is driven on the VREF pin. • REFBE: Internal Reference Buffer Enable Bit. • 0: Internal Reference Buffer Off. • 1: Internal Reference Buffer On. ECE/CS-352: Embedded Microcontroller Systems

More Related