1 / 1

CDSC Year 3 Review Oct 30-31, 2012

CDSC Year 3 Review Oct 30-31, 2012. Customizable Heterogeneous Platform Prototype. Yu-Ting Chen, Jason Cong, Mohammad Ali Ghodrat , Muhuan Huang, Chunyue Liu, Bingjun Xiao, Yi Zou. School: UCLA Department: CS. Summary. Phase 3. Results. Based on architecture proposed in:

salome
Download Presentation

CDSC Year 3 Review Oct 30-31, 2012

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. CDSC Year 3 Review Oct 30-31, 2012 Customizable Heterogeneous Platform Prototype Yu-Ting Chen, Jason Cong, Mohammad Ali Ghodrat, Muhuan Huang, Chunyue Liu, Bingjun Xiao, Yi Zou School: UCLA Department: CS Summary Phase 3 Results • Based on architecture proposed in: • Accelerator-Rich CMP (ARC) • Composable Heterogeneous Accelerator-Rich Microprocessor (CHARM) • Target platform: • Xilinx ML605-board and Zynq-board • Domain: Medical Imaging • Shared buffer, Customized modules OC core IOMMU AXI buses Phase-2Runtime Breakdown Buffer bank1 LCA1 DMAC1 Buffer bank2 LCA2 Main AXI bus Buffer bank3 DMAC2 Phase 1 LCA3 Buffer bank4 Basic Platform: Accelerator ,Software GAM LCA4 DMAC3 Buffer bank9 Select-bit Receiver to DDR GAM Phase 4 Phase 3: Impact of Communication & Computation Overlapping Microblaze-0 (Linux with MMU) Mailbox (vecadd) Microblaze-1 (GAM) (Bare-metal; no MMU) FSL System Enhancement: Crossbar and AXI speedup Mailbox (vecsub) FSL Phase 2 FSL AXI4 (xbar) FSL AXI4lite (bus) timer mutex uart Adding modularity using available IP DDR3 vecadd vecsub vecadd vecsub Phase 3: Overhead of Buffer Sharing: Bank Access Contention

More Related