1 / 23

Developing Bus Adapter for LISA Processors for AMBA AHB Bus Summer Project: Harsh Dhand Under Andreas Wieferink

Contents. Project SpecificationInitial StudyProject WorkSummary

saxton
Download Presentation

Developing Bus Adapter for LISA Processors for AMBA AHB Bus Summer Project: Harsh Dhand Under Andreas Wieferink

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

    2. Contents Project Specification Initial Study Project Work Summary & Future Work

    3. PROJECT SPECIFICATION Project Specification as I got on 1st Day The LISA system integration group couples the automatically generated LISA processor simulators to various co simulation environments. The existing LISA Bus Interface class hierarchy has to be extended with interfaces to communicate to different environments and on different levels of abstraction.

    4. PROJECT SPECIFICATION

    5. Mapping the APIs

    6. Contents Project Specification Initial Study Project Work Summary & Future Work

    7. Initial Study LISA 2.0 Language Tutorial Processor: “QSIP” Architecture Tools: CoWare LISATek EDGE Processor Designer (LDesigner, LISA Compiler, generated Tool Suites) HUB System Integrator: Multiprocessor Debugger Bus Interface: Simple memory adapter for the simple_bus Synopsys Documentation Tools: CoCentric SystemStudio Libraries: DesignWare AMBA SystemC Library

    9. Direct Interface Direct Interface Does not require bus ownership Simulation Time is not advanced Used to implement debugging features for masters or to initialize slaves Involves Parameters Address Data Buffer Total no. of Bytes

    11. Blocking and Non Blocking Interface Blocking and Non Blocking Interface Common features: Address Decoding Bus access request Parameters

    12. Blocking and Non Blocking Interface

    13. Contents Project Specification Initial Study Project Work Summary & Future Work

    14.

    15. Challenges Not a simple 1:1 conversion of APIs: Adaption: LISA word size ? AMBA databus width Enhanced features only on LISA side: flexible subblock access mechanism flexible word alignment Enhanced features only on AMBA side: wrap/increment mode split transaction

    16. Problems

    17. An example System

    18. Monitor Attached to AHB Bus

    19. Memory as seen by processor

    20. Time didnt permit Implement the adapter for gnu 3.x version in upgraded environment (2003.03) Test the case: amba_data_width < lisa_word_size Develop a direct adapter for the related APB Bus

    21. Contents Project Specification Initial Study Project Work Summary & Future Work

    22. APIs for different environments

    23. IP Creation Flows

    24. Bouquets & Brickbats

More Related