1 / 8

Exemple d’exécution d’un programme

Traduction en hexa. Jeux d’instructions de la machine. BIPUSH 4. 0x10 0x04. Exemple d’exécution d’un programme. État Initial. Memory control signals (rd,wr,fetch). 3. 4 to 16 Decoder. 4. MPC. 9. 0x00. 8. 0x10. 8. 0x01. 0x00. JMPC. MIR. C. Addr. J. M. Alu. B. 0x03.

shirin
Download Presentation

Exemple d’exécution d’un programme

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Traduction en hexa Jeux d’instructions de la machine BIPUSH 4 0x10 0x04 Exemple d’exécution d’un programme

  2. État Initial Memory control signals (rd,wr,fetch) 3 4 to 16 Decoder 4 MPC 9 0x00 8 0x10 8 0x01 0x00 JMPC MIR C Addr J M Alu B 0x03 JAMN/JAMZ High Bit B Bus 2 N 6 Z C Bus 2

  3. Exécution (CP=CP+1;fetch;Goto (MBR)) Memory control signals (rd,wr,fetch) 3 4 to 16 Decoder 4 MPC 9 0x00 0x10 8 0x10 8 0x01 0x00 JMPC MIR C Addr J M Alu B 0x03 JAMN/JAMZ High Bit B Bus 2 N 6 Z C Bus 2

  4. Exécution (SP= MAR=SP+1;Goto bipush2) Memory control signals (rd,wr,fetch) 3 4 to 16 Decoder 4 MPC 9 0x01 8 0x10 8 0x01 0x00 JMPC MIR C Addr J M Alu B 0x03 JAMN/JAMZ High Bit B Bus 2 N 6 Z C Bus 2

  5. Information Memory control signals (rd,wr,fetch) 3 4 to 16 Decoder 0x02 4 MPC 9 0x01 8 0x04 Arrivée de la donnée demandé il y a deux cycles 8 0x02 0x00 JMPC MIR C Addr J M Alu B 0x03 JAMN/JAMZ High Bit B Bus 2 N 6 Z C Bus 2

  6. Exécution (PC=PC+1;fetch ;Goto bipush3) Memory control signals (rd,wr,fetch) 3 4 to 16 Decoder 0x02 4 MPC 9 0x01 8 0x04 8 0x02 0x00 JMPC MIR C Addr J M Alu B 0x03 JAMN/JAMZ High Bit B Bus 2 N 6 Z C Bus 2

  7. Exécution (MDR=TOS=MBR; Wr ; Goto Main1) Memory control signals (rd,wr,fetch) 3 4 to 16 Decoder 0x02 4 MPC 9 0x02 8 0x04 8 0x02 0x00 JMPC MIR C Addr J M Alu B 0x03 JAMN/JAMZ High Bit B Bus 2 N 6 Z C Bus 2

  8. Résultat Memory control signals (rd,wr,fetch) 3 4 to 16 Decoder 0x02 4 0x04 MPC 9 0x02 8 0xXX 8 0x02 0x00 JMPC MIR C Addr J M Alu B Mise à jour de MBR (demandée il y a deux cycles) 0x04 JAMN/JAMZ High Bit B Bus 2 N 6 Z C Bus 2

More Related