1 / 21

Design of a FE ASIC in TSMC-65nm for Si tracking at the ILC

Design of a FE ASIC in TSMC-65nm for Si tracking at the ILC Angel Diéguez , Andreu Montiel, Raimon Casanova , Oscar Alonso Departament d’Electrònica , Universitat de Barcelona International Workshop on Future Linear Colliders 2012. Index. Framework for the development : Objective

Download Presentation

Design of a FE ASIC in TSMC-65nm for Si tracking at the ILC

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. Design of a FE ASIC in TSMC-65nm for Si tracking at the ILC AngelDiéguez, Andreu Montiel, Raimon Casanova, Oscar Alonso Departamentd’Electrònica, Universitat de Barcelona International Workshop on Future Linear Colliders 2012

  2. Index • Framework for thedevelopment: • Objective • Previoswork • Status • 2) UB work • 3) Technologyselection • 4) Verilog-Amodel of a channel • 5) Noise analysis and pre-amplifier design • 6)Dynamicpower management • 7) Conclusions

  3. Framework, status Co-funded by the European Commissionwithin FP7 Capacities, GA 262025 Started Feb’11, 4 years 80 institutesandlaboratoriesfrom 23 European countries 26 million Euro (8 million Euros fromthe EU) Coordinated by CERN Spainshparticipation: CSIC (IFIC, IFCA, CNM), CIEMAT, IFAE, USC, UB

  4. Framework, status Co-funded by the European Commissionwithin FP7 Capacities, GA 262025 • WP9.4 Silicon Tracking • Coordinated by Thomas Bergauer (HEPHY) • Goal is the creation of a multi-layer micro-strip detector coverage for the calorimeter infrastructure (Task 9.5) to provide a precise entry point of charged particle • The calorimeter infrastructure of task 9.5 will be preceded by several layers of Silicon micro-strip detectors to provide a precise entry point over a large area. • Finelysegmentedandthin Silicon micro-strip detectorswill be designedandprocured by theparticipatinginstitutes. • Baselinedesignsystemwithreadoutwith APV25. Newreadout chip designed by UB targettedforlongershaping time.

  5. Framework, status The Si tracking system: a few 100m2, a few 106 strips Events tagged every bunch (300ns) during the overall train (1 ms) Data taking/pre-processing ~ 200 ms Occupancy: < a few %

  6. Framework, status • SilC Silicon μstripSensorBaseline • – a few 106 Silicon strips 10-60 cm long • –p-on-nsensors: n-bulk material, p+ implantsforstrips • –highresistivity (5-10 kOhm cm) • –Readout strip pitchof 50μm (intermediatestrips in between - 25μm pitch) • –Thicknessaround 100-300μm, mostlylimited by readout chip capabilities (S/N ratio) • – Low current: <1nA per strip • –Baselineforinnerlayers:6” inch, Doublesided, AC coupled • –Baselineforouterlayers:8” (12”?) inch, Single sided, Preferably DC coupled • SiLC Sensors from HPK

  7. Similar HEP detectors APV25, CMS, 0.25µm, 128 channels, Slow frontend, deconvolution mode: SCTA128, general purpose, DMILL process, 128 channels , fast bipolar front-end J. Kaplon et al., “AnalogueRead-Out Chip for Si Strip Detector Modules for LHC Experiments” L.L.Jones et al., “The APV25 DeepSubmicronReadout Chip for CMS Detectors” ABCD, ATLAS, DMILL process, 128 Channels, fast bipolar front-end Beetle, LHCb, 0.25µm, 128 channels, Fast front-end, derandomizingbuffer W. Dabrowski et al. "Design and performance of the ABCD chip for thebinaryreadout of siliconstrip detectors in the ATLAS semiconductor tracker,”. Nielsvan Bakel et al. “Design of a Readout Chip for LHCb”

  8. Previouswork Bias generator + Digital SiTR 88 analogue channels Processmigration 180nm @ 3 ms : 360 + 10.5 e-/pF 130nm @ 2 ms : 625 + 9e-/pF x 88 channels + slow control Front-endelectronicsmainfeatures: – 30mV/MIPS – Shaping time (from 0.5 to 2 µs) – sparsifier – 8 x 8 analogsampler – 12-b ADC SiTR-88 SiTR- J.F. Genat et al., A 130 nm CMOS digitizerprototype chip forsiliconstripsdetectorsreadout, IEEE Nuclear ScienceSymposiumConference Record, N29-6, November 2007, pp.1861–1864. SiTR-88- Pham. T. H., et. Al., “A 130 nm CMOS mixed mode front end readout chip for silicon strip tracking at the future linear collider”, (2010) Nuclear Instruments and Methods in PhysicsResearch, Section A, 623 (1) , pp. 498-500.

  9. UB past work FPA2010- 21549-C04-01 • SiLCtimeline FPA2008-04122-E Definition of new architecture AIDA FPA2008-05979-C04-02 FPA2008-05979-C04-02 LNPHE/IN2P3-CNRS Start of collaboration with IN2P3 Design of the digital part FPA2010-21549-C04-01 SiTR-88-130UMC (1st mixedsignal chip) Complete new design (responsability of UB) Andreu Montiel (AIDA), Dr. Oscar Alonso (FPA2010), Dr. Raimon Casanova (post-doc UB), Dr. Angel Diéguez (UB professor) • DEPFET collaborationtimelinefor Belle II 2009 2007 2008 2010 2009 2010 2011 2011 2012 DHPTv2 DHPTv1 DHPv2 DHPv1 TSMC 65 T indepcurrentsource currentsteering DAC-8b T sensor included, IBM 90nm LAST RUN!!! Slow control JTAG (digital) Analog blocks forconfiguration and basic blocks (bandgap, DAC, ADC, amplifier) TSMC 65 T sensor Dr. Oscar Alonso (FPA2010), Dr. Raimon Casanova (post-doc UB),Dr. Angel Diéguez (UB professor)

  10. Framework, status • Front-endelectronicsmainfeatures: • S/N = 25000 e-/1000e-~ 25 • Lownoisepreamplifiers, preamplifier+shaper • Linearity 1%, calibrationon-chip, DR 100MIPs • Coarsesampling @ 150-300ns for BCO tagging. • Shaping time (from 0.5 to 3 µs, depending the strip length) • Analogsampling, Analog pipelines • Triggerdecision, digitalization, sparsification • Low power: • losslesscompression • Dynamicpowermanagement • DSM process • 256 channels (+pitch adapter) • Faulttolerant

  11. Channeldesign, status Technologyselection Verilog A modelization (architectureexploration) Design at transistor level (schematic & layout) Fabrication & test

  12. Technologyanalysis: Intrinsicgain c.a.40 c.a. 60 TSMC: Higher flicker noise IBM: Higher thermal noise * Graphic obtained with Cadence simulations (BSIM4 model).

  13. Technologyselection • Motivationfor 65nm CMOS technology • Benefits • Higherintrinsic gain, similar noise comparedwith 130nm • Higherdensity (digital part), faster (fastshaping in CLIC) • Low power • Enhanced radiation hardness (tox ) • Extensive existing standard cellslibraries • A. Marchioro (CERN) isevaluating 65nm CMOS providers (UMC, ST, TSMC, IBM) • CERN willprovide a design-kit + rad-hard libraries + MPW to the community • 65nm TSMC isused in the DHP chip for Belle II (sharing IP, experience) • Drawbacks • Cost (TSMC throughEuropractice MPW): • -130nm: 2.3kEuros/mm2 • - 65nm: 5kEuros/mm2 (100 chips!)

  14. Verilog-A model: Overallarchitecture

  15. Verilog-Amodel: Preamplifier + Shaper * 1 MIP = 24000 e- Thisfunctionalmodel allows to checkcorrectfunctionalityfromspecs of pre-amplifier and shaperwithoutneed of transistor leveldesign.

  16. Verilog-A model: Sparsifier + Comparator

  17. Verilog-A model: Analogpipeline (S&H)

  18. Noiseanalysis: Input PMOS Unknownvalues Matlabusedtodimension input PMOS transistor.

  19. Pre-amplifierdesign: Foldedcascodewithgain-boosting Power supply: 1.2V Power consumption: < 380 µW Noise @ 2µs shaping time: A ~ 35,7 e- B ~ 16,5 e-/pF [ < 400 e- (20pF) ] Full scale: 100 MIP Chargegain: ~ 6.5 mV/MIP Amplifier: Gain ~ 69 dB 3dB-BW: ~ 55kHz PM ~ 66 º * 1 MIP = 24000 e-

  20. Dynamicpower management A/D conversion Adquisition ADCspowereddown Pre-amplifier + shaper + sparsifierpowereddown

  21. Conclusions • Verilog A model of a complete channel designed for architectural exploration: • Extraction of main blocks requirements. • 10 – 100 faster than spice model • Less accurate but useful to speed up verification of 256 channel chip design • Initiated the design on 65nm TSMC, with synergies with concurrent designs: • Designed pre-amplifier at transistor level • Silicon proved auxiliary modules: current source, DAC, temperature sensor. • Dynamic power management under study. How this might affect power supply? Help needed. • Resources are very limited and implication of other groups is necessary (LPNHE, g-2@JPARC. …)

More Related