1 / 7

Performed by: Genady Paikin, Ariel Tsror Instructor: Inna Rivkin,

Technion - Israel institute of technology department of Electrical Engineering. הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל. High speed digital systems laboratory. המעבדה למערכות ספרתיות מהירות. דו”ח סיכום פרויקט (סופי ( Subject:. Sub-Nyquist Sampling Algorithm

twila
Download Presentation

Performed by: Genady Paikin, Ariel Tsror Instructor: Inna Rivkin,

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Technion - Israel institute of technology department of Electrical Engineering הטכניון - מכון טכנולוגי לישראלהפקולטה להנדסת חשמל High speed digital systems laboratory המעבדה למערכות ספרתיות מהירות דו”ח סיכום פרויקט (סופי( Subject: Sub-Nyquist Sampling Algorithm Implementation on Flex Rio Performed by: Genady Paikin, Ariel Tsror Instructor: Inna Rivkin, Rolf Hilgendorf סמסטר אביב התשע"א 1

  2. High speed digital systems laboratory המעבדה למערכות ספרתיות מהירות Abstract The project is part of the Sub-Nyquist sampling and reconstruction card. Our goal was to implement DSP unit on FlexRio FPGA card under NI LabView environment, it includes integration to the full system (NI Chassis with 3 FlexRio FPGA cards). 2

  3. High speed digital systems laboratory המעבדה למערכות ספרתיות מהירות Specification • Hardware • NI chassis with 3 FlexRio FPGA modules • FlexRio : • Model : NI PXIe 7965R • Bus : PXI Express • FPGA : Virtex-5 SX95T (Xilinx) • FPGA memory : 8,784 Kbits • Onboard Memory : 512MB • FPGA Slices : 14,720 • FPGA DSP Slices : 640 • A/D. • Xampling sampling card. • Software • LabView: • Version 2010 on NI chassis • Version 2011 on HS-DSL Server • Xilinx CoreGen • PlanAhead • ModelSim 3

  4. High speed digital systems laboratory המעבדה למערכות ספרתיות מהירות System Flow Diagram 4

  5. High speed digital systems laboratory המעבדה למערכות ספרתיות מהירות DSP Block Diagram 5

  6. High speed digital systems laboratory המעבדה למערכות ספרתיות מהירות LabView Block Diagram (Target) 6

  7. High speed digital systems laboratory המעבדה למערכות ספרתיות מהירות LabView Block Diagram (Host) 7

More Related