40 likes | 214 Views
ARM shift operations. Multiple register transfer addressing modes. 1018. 1018. r9’. r9’. r5. 16. 16. r5. r1. r1. r0. r9. r0. 100c. r9. 100c. 16. 16. 1000. 1000. 16. 16. STMIA r9!, {r0,r1,r5}. STMIB r9!, {r0,r1,r5}. 1018. 1018. 16. 16. r9. r5. 100c. r9. 100c. 16.
E N D
Multiple register transfer addressing modes 1018 1018 r9’ r9’ r5 16 16 r5 r1 r1 r0 r9 r0 100c r9 100c 16 16 1000 1000 16 16 STMIA r9!, {r0,r1,r5} STMIB r9!, {r0,r1,r5} 1018 1018 16 16 r9 r5 100c r9 100c 16 16 r1 r5 r0 r1 1000 1000 r9’ r9’ r0 16 16 STMDA r9!, {r0,r1,r5} STMDB r9!, {r0,r1,r5}
The mapping between the stack and block copy views of the load and store multiple instructions