1 / 13

Since February

Since February. Clock Driver Needed Improvement. Original Version. ADC Clock outputs slow due to level shifter. Level Shifter. Buffer. Improved Version. V EE Routing Optimization. V EE ~ 5 mV. DELAY. GAIN BITS PIPELINE +OUTPUT. CLOCK I/O. V EED pad. COMMAND DECODER.

yana
Download Presentation

Since February

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Since February

  2. Clock Driver Needed Improvement

  3. Original Version ADC Clock outputs slow due to level shifter Level Shifter Buffer

  4. Improved Version

  5. VEE Routing Optimization VEE ~ 5 mV DELAY GAIN BITS PIPELINE +OUTPUT CLOCK I/O VEED pad COMMAND DECODER

  6. Digital Bias Distribution I I’ VBIAS~0 VEE VEE’

  7. Timing Fixed Delay S/H (Internal clocks) CKi Variable Delay CKAD (to ADC) Input clock (CKi) is the “observable” All subsequent timings relative to CKi

  8. T/H Timing CK H = 8.5 ns CKi S/H FPUout

  9. Timing Relations N+1 N+2 N+3 N+4 N Signal CKi S S/H H CKAD N-3 N-2 N-1 N ADC N-3 N-2 N-1 N FPUo

  10. FPU Output Bits

  11. FPU Output Bit Timing CK FPo = 14.2 ns S/H FPo = 5.7 ns 2.5 pipeline delays

  12. CKAD Timing

  13. Timing Diagram N Signal CKi S S/H H 8.5 ns CKAD 8.9 ns 9 typ ns N-3 N-2 ADC N-3 N-2 FPUo 14.2 ns

More Related