1 / 15

A 0.6V ULTRA LOW VOLTAGE OPERATIONAL AMPLIFIER

彰師大 積體電路設計研究所. A 0.6V ULTRA LOW VOLTAGE OPERATIONAL AMPLIFIER. 指導教授：林志明 所長 指導學生：賴信吉 Email ： s94662005@mail.ncue.edu.tw. Y. Tang and R. L. Geiger, “ A 0.6V ULTRA LOW VOLTAGE OPERATIONAL AMPLIFIER , ”   IEEE International Symposium on Circuits and Systems, Phoenix,  May 2002 .

leilani-hopkins
Download Presentation

A 0.6V ULTRA LOW VOLTAGE OPERATIONAL AMPLIFIER

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. 彰師大 積體電路設計研究所 A 0.6V ULTRA LOW VOLTAGE OPERATIONAL AMPLIFIER 指導教授：林志明 所長 指導學生：賴信吉 Email：s94662005@mail.ncue.edu.tw

  2. Y. Tang and R. L. Geiger, “A 0.6V ULTRA LOW VOLTAGE OPERATIONAL AMPLIFIER,”  IEEE International Symposium on Circuits and Systems, Phoenix,  May 2002 . Department of Electrical and Computer Engineering Iowa State University, Ames, IA 50011, U.S.A

  3. Outline • Introduction • Threshold voltage tuning • Design of the low-voltage OP AMP and it’s supporting circuits • Simulation results and comparison • Conclusion

  4. Introduction • Low-voltage circuit design. • Voltage sources are added in series with the gates of the MOS transistors. • A standard 3.3V 0.35μ CMOS process without modifications. • Around threshold voltage level • 20% power consumption of 3.3V counterpart.

  5. Threshold voltage tuning • Supply voltage limitation.→ Vth, VDSAT. • Threshold voltage around 0.7V. • The minimum supply voltage has been around 1.5V.

  6. § The basic concept of this low voltage technique is very simple.§ It will have the same gm and go if biased at the same drain current level.

  7. Design of the low-voltage OP AMP and it’s supporting circuits

  8. NMOS • φ1 and φ2 are non-overlapping clocks. • CMOS Rin ↑, switch leakage current ↓, soφ1 and φ2 can be low to reduce noise injection.

  9. 0.6V 0.5MHz range 0 1 Frequency divider：D flip-flop, 64:1.

  10. Bias voltage generator (simple self-biased circuit under 0.6V) • Roughly 0.2V below the threshold voltage. • Provide enough current so that during the charging of C1.

  11. Issue…… • N-well CMOS process. • Switches → NMOSbodies →ground • Leakage < 1μA

  12. Simulation results and comparison • To compare the performance of the low-voltage Op Amp (3.3V power supply, Vtn=0.55V, Vtp=0.6V, 0.35 μm CMOS process. )

  13. Conclusion Simulation results show….. • It maintains the key small signal parameters. • Low voltage circuit exhibits a major decrease in power dissipation.

More Related