1 / 8

STT-RAM Test Chip #1

STT-RAM Test Chip #1. Weekly Status Report Date: Wed Oct-21-2009. Amr Amin Preeti Mulage UCLA CKY Group. Previous Action Items. Cell Design: Investigating LVT devices, 1.2V supply, boosted WL voltage  Done Sensitivity analysis  In progress ( need data about MTJ variations )

adin
Download Presentation

STT-RAM Test Chip #1

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. STT-RAM Test Chip #1 Weekly Status Report Date: Wed Oct-21-2009 Amr Amin Preeti Mulage UCLA CKY Group

  2. Previous Action Items • Cell Design: • Investigating LVT devices, 1.2V supply, boosted WL voltage  Done • Sensitivity analysis  In progress (need data about MTJ variations) • Memory Array • Reference cells for current sensing  Done • Array schematic and layout  Done • Column MUX schematic  Done • Sense amp and “write” driver schematic  Done • Connecting Top Cell  In progress

  3. MTJ Design Space

  4. Available Sensing Signal • I-Sense: ΔISIG vs. TMR for different values of RON

  5. Available Sensing Signal • I-Sense: Contours of constant ΔISIG in the MTJ Space

  6. Available Sensing Signal • V-Sense: ΔVSIG vs. TMR for different values of RP

  7. Available Sensing Signal • V-Sense: Contours of constant ΔVSIG in the MTJ Space

  8. Sense Amp Schematic

More Related