1 / 8

CMOS Inverter Layout

Vdd. n -well. Vss. CMOS Inverter Layout. Click the LH mouse button to begin the animation. Input. Output. well tap. substrate tap. Input. Output. Vdd. p+. metal. n-well. well tap. p+. polysilicon. n -well. p-substrate. polysilicon. n+. gate oxide. substrate tap. n+.

billn
Download Presentation

CMOS Inverter Layout

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Vdd n-well Vss CMOS Inverter Layout Click the LH mouse button to begin the animation Input Output well tap substratetap

  2. Input Output Vdd p+ metal n-well well tap p+ polysilicon n-well p-substrate polysilicon n+ gate oxide substratetap n+ field oxide Vss CMOS Inverter Structure

  3. Input Output Vdd p+ metal n-well well tap p+ polysilicon n-well p-substrate polysilicon n+ gate oxide substratetap n+ field oxide Vss CMOS Inverter Structure

  4. Polysilicon Design Rule Click the LH mouse button to begin the animation

  5. Polysilicon Design Rule Input Output No overlap of channel. Insufficient overlap of cut.

  6. Polysilicon Design Rule Input Output Faulty m1-pconnection Current not controlled by gate Current not controlled by gate

  7. Polysilicon Design Rule Input Output Adequate overlap of channel. Sufficient overlap of cut.

  8. Polysilicon Design Rule Input Output

More Related