1 / 23

CMOS Circuit Design, Layout and Simulation

CMOS Circuit Design, Layout and Simulation. Sam Burke UCSB HEP Group. References. Text CMOS Circuit Design, Layout, and Simulation by R. J. Baker, Li and Boyce IEEE Press Oct 2002 ISBN-81-203-1682-7 URL http://cmosedu.com/cmos1/book.htm. The Well. P Type Wafer

zuwena
Download Presentation

CMOS Circuit Design, Layout and Simulation

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. CMOS Circuit Design, Layout and Simulation Sam Burke UCSB HEP Group

  2. References • Text • CMOS Circuit Design, Layout, and Simulation by R. J. Baker, Li and Boyce IEEE Press Oct 2002 • ISBN-81-203-1682-7 • URL • http://cmosedu.com/cmos1/book.htm

  3. The Well • P Type Wafer • boron acceptor atoms (25 ohm*cm) • Transistors • Nmos Transistors on p-substrate • Pmos Transistors on n-well • Diode • formed between the n-well and p-substrate

  4. Historical Methods • Point Contacts • 1948 • Grown Junctions • 1950 • Alloy Junctions • 1952 • Planar Technology or Junction Technology • 1953

  5. A Little History

  6. Patterning • Start with clean bare wafer • Grow Oxide • wet oxide • dry oxide • Apply Resist • Photo-resist pattern • Expose • Develope • Etch to remove oxide • Ready for Diffusion

  7. Growing an N-Well • Donor Atom Diffusion • Donor valance=5 • Phosphorus • Si valance=4 • N Well Resistivity • 0.75 ohm*cm

  8. The N-Well

  9. The Well Resistor • R=[p/t]*L/W • R=Resistance • p=resistivity • R=Rsq*L/W • Rsq=sheet resistance (ohm/square) • For N-Well • p=0.75ohm*cm • t=3um L=100um • W=10um • R=2500*100/10=25kohms

  10. Si Resistivity • Experimental Data • N-Type donor concentration shown for resistor example • Ref: Grove, A.S “Physics and Tech - -

  11. N-Well Cross Section

  12. L-Edit • Demo the creation of an N-Well using L-Edit • Error checking

  13. Design Process

  14. Well and Contacts • N-Well contact on left • metal1 • active • Bulk contact on right • metal1 • active • P Implant

  15. PN Junction Depletion • Carrier drift

  16. PN Junction Voltage

  17. Diode Junction Capacitance

  18. Diode V/I Equation

  19. Forward Biased Diode

  20. S-Edit

  21. T-Spice

  22. Net List of Diode Circuit

  23. Diode Storage Time

More Related