1 / 8

Introspect ESP for FPGA

Introspect ESP for FPGA. Introduction to Introspect ESP. Introspect ESP Software. User Mission-Logic. Gbps Transceiver Hard -IP. Introspect ESP Engine. Host PC. Gbps Transceiver FPGA. Real-time signal integrity analyzer for FPGA systems. Rapid SerDes link bring-up and optimization.

breck
Download Presentation

Introspect ESP for FPGA

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Introspect ESP for FPGA

  2. Introduction to Introspect ESP Introspect ESP Software User Mission-Logic Gbps Transceiver Hard -IP Introspect ESP Engine Host PC Gbps Transceiver FPGA • Real-time signal integrity analyzer for FPGA systems • Rapid SerDes link bring-up and optimization

  3. Application of Introspect ESP • Easy-to-use, professional “test & measurement” control interface to any on-die embedded instrument • Allows for parallel, interoperable in-line characterization of links in system boards SerDes FPGA L2i12345 L2i12345 Ni12345 • Monitors links at end-user environments using native remote-access capability V2i12345 T2i12345 • Provides unprecedented service access to your Silicon at all deployed locations / geographies

  4. Benefits With IESP conventional • Real-time access to all FPGA transceiver settings on all lanes • Most rapid FPGA signal-integrity verification and optimization tool • True test and measurement tool on every transceiver lane • Interoperable among different FPGAs and/or ASICs or ASSPs  Reflection! • Easy-to-use environment with range of features from simple BER to full analog measurement

  5. Simple User Interface for Signal Integrity Engineers Each defined component has a set of properties that can be manipulated in this tab Quick-reference help for selected property Enter any sequence of operations in this tab using a highly intuitive language Single command performs measurement and analysis on all activated lanes in parallel

  6. Features Eye diagram BER Eye Analog Waveform Capture Scientific Analysis Intuitive Wizards Intuitive Wizards

  7. Benefits Over In-House Customer Tools • Easy-to-use automation environment • Does not require any FPGA tool expertise • Supports automated board test and characterization • Speed optimized measurement • Up to 10x throughput advantage • Full parallel acquisition • Proven interoperability • Vendor agnostic solution • Compatible with mixed-technology system boards • Comprehensive measurements • Industry standard analog measurement toolsets • For detailed list, refer to attached spread sheet

  8. Real-Time In-lineMeasurement Portfolio Analog Waveforms Eye Diagrams Scientific Analysis BER Statistics Multi-Variable Sweeps Skew Measurement Jitter & Bathtubs Raw Data Capture Built-In Report Generation Custom CSV Output HTML Report Output Text Report Output Custom Folder Output Automatic Pattern Identification Jitter Decomposition

More Related