1 / 4

A High Speed Signal Processing System

A High Speed Signal Processing System. Anders Åhlander Anders Åström Airborne Radar Division Ericsson Microwave Systems AB Mölndal, Sweden. Improved air combat awareness - with AESA and next-generation signal processing. Main beam jamming rejection. Active and Passive Search.

caia
Download Presentation

A High Speed Signal Processing System

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. A High Speed Signal Processing System Anders Åhlander Anders Åström Airborne Radar Division Ericsson Microwave Systems AB Mölndal, Sweden

  2. Improved air combat awareness- with AESA and next-generation signal processing Main beam jamming rejection Active and Passive Search Communication Wide transmit beam Increased detection range Side lobe jamming rejection Ground mapping and measurements of slow ground moving targets (SAR/GMTI) Rejection of clutter and jamming (STAP)

  3. The challenge • The AESA performance should fit in the same“box” as today’s systems, considering • Physical size • Power dissipation • Physical robustness • The High Speed Signal Processing(HSSP) project • A joint project between Ericsson Microwave Systemsand Halmstad University, Sweden • The goal of HSSP: “1 TFLOPS in a shoe box”

  4. CU GLVDS PCI GLVDS Flex-foil PCI-PCI bridge IOC M ASIC node ASIC node M M ASIC node ASIC node M HSSP system HSSP-system (Opto) data in -> data out -> 64 <- ctrl 1 TFlops 32 Register File 3 FPU 64 32 CP-bus 32 Serial Mask Register AMU CUIM 64 64 CP-bus GLVDS 64 CNW 64 HSNW CUDM CP-bus UART PE HWsync COMU Tim.WD 2 Flash PEDM PA-bus Boot 64 CP-bus IRQ 31 Processing element IM PCI 32 MP DM 400 MFlops PA-bus Memory Processing array PA2 PA1 13 GFlops ASIC node 25 GFlops HSSP-card MIMD SIMD 200 GFlops

More Related