1 / 34

Half Adder

Half Adder. x y. S C. S = x’y + xy’ = x y C = xy. Full Adder. x y z. S C. S = x y z C = xy + (x y) z. x y z. S C. FA. SR Flip-Flop. S C R. Q. D Flip-Flop. D C. Q. JK Flip-Flop. J C K. Q. T Flip-Flop. T C. Q. Time. Clock.

cardea
Download Presentation

Half Adder

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. CSCI 232 Computer Architecture

  2. Half Adder x y S C S = x’y + xy’ = x y C = xy CSCI 232 Computer Architecture

  3. CSCI 232 Computer Architecture

  4. Full Adder x y z S C S = x y z C = xy + (x y) z x y z S C FA CSCI 232 Computer Architecture

  5. CSCI 232 Computer Architecture

  6. CSCI 232 Computer Architecture

  7. CSCI 232 Computer Architecture

  8. CSCI 232 Computer Architecture

  9. CSCI 232 Computer Architecture

  10. SR Flip-Flop S C R Q CSCI 232 Computer Architecture

  11. CSCI 232 Computer Architecture

  12. CSCI 232 Computer Architecture

  13. D Flip-Flop D C Q CSCI 232 Computer Architecture

  14. CSCI 232 Computer Architecture

  15. JK Flip-Flop J C K Q CSCI 232 Computer Architecture

  16. CSCI 232 Computer Architecture

  17. T Flip-Flop T C Q CSCI 232 Computer Architecture

  18. CSCI 232 Computer Architecture

  19. Time Clock Output cannot change Positive clock transition D Q C 232ppt05.7 Clock Time Output cannot change Negative clock transition D Q C CSCI 232 Computer Architecture

  20. CSCI 232 Computer Architecture

  21. CSCI 232 Computer Architecture

  22. CSCI 232 Computer Architecture

  23. Clocked Synchronous Sequential Circuit Combinational circuit Outputs Flip-flops Clock 232ppt05.8 CSCI 232 Computer Architecture

  24. x D Q C D Q C Clock 232ppt05.09 CSCI 232 Computer Architecture

  25. CSCI 232 Computer Architecture

  26. CSCI 232 Computer Architecture

  27. 0/0 1/0 0/1 00 10 0/1 1/0 1/0 0/1 11 01 1/0 232ppt05.10 CSCI 232 Computer Architecture

  28. CSCI 232 Computer Architecture

  29. 232ppt05.8 CSCI 232 Computer Architecture

  30. CSCI 232 Computer Architecture

  31. CSCI 232 Computer Architecture

  32. CSCI 232 Computer Architecture

  33. CSCI 232 Computer Architecture

  34. CSCI 232 Computer Architecture

More Related