1 / 11

Vertex Tracker Readout

Vertex Tracker Readout. Joel Goldstein PPd, RAL ECFA/DESY LC Study Readout and DAQ WG Meeting 6 th February 2003. Vertex detector conceptual design CP CCD technology option Planned readout scheme Other scenarios (More demanding TESLA environment used throughout). Outline.

damita
Download Presentation

Vertex Tracker Readout

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Vertex Tracker Readout Joel Goldstein PPd, RAL ECFA/DESY LC Study Readout and DAQ WG Meeting 6th February 2003

  2. Vertex detector conceptual design CP CCD technology option Planned readout scheme Other scenarios (More demanding TESLA environment used throughout) Outline

  3. The Vertex Detector • 5 layers (15-60mm) • ~ 0.1% X0 per layer • 20 m 20 m pixels • 800 million channels • Background rates force readout  • 50 s for Layer 1 • 250 s for Layer 2

  4. Separate readout for each column Readout chip bump-bonded to CCD Chips contain: Amplifiers 5-bit FADCs Filters Sparsification logic Local memory Column Parallel CCDs

  5. Detector Parameters

  6. Layer 1 read out 20 times per bunch train  50k z pixels Layer 2 read out 5 times per bunch train  31k z pixels 31 bits/4 bytes pixel address Ladder Readout

  7. 4.4 billion pixels  5 bits = a lot of data! So, Sparsify locally into 22 clusters Store on chip Readout during 200ms dead time 1.3 million hits = 20 Mbytes per bunch train DAQ Plan

  8. Detector Level DAQ

  9. Front End Readout Chain

  10. NLC: Bkgd hits/train ~ 0.1TESLA Readout in 8.3 ms dead time TESLA 800: 2bunches/train Same CCD clock speed More capacity in readout? Memory, datalinks etc. Still to be looked at Active Pixels: Similar schemes feasible Other Scenarios

  11. 800 MPixel CP CCD vertex detector Clustering and sparsification performed on readout chip ~10 Mbytes per bunch train per end Single interface card per end, outside tracking volume Minimal external connections: One input control fibre One data output fibre (400 Mbits/s) Power Other technologies similar Summary

More Related