1 / 6

Fibonnaci Sequence Generator and T estbench in VHDL

Fibonnaci Sequence Generator and T estbench in VHDL. Michael Larson . Fibonnaci Sequence. 1,1,2,3,5,8,… Each output is the sum of the two previous outputs. reset: 1. reset: 0. A. B. C. clk. clk. output. A=B+C. (combinational). Fibonnaci Sequence Generator in VHDL.

devi
Download Presentation

Fibonnaci Sequence Generator and T estbench in VHDL

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Fibonnaci Sequence Generator and Testbench in VHDL Michael Larson

  2. Fibonnaci Sequence • 1,1,2,3,5,8,… • Each output is the sum of the two previous outputs reset: 1 reset: 0 A B C clk clk output A=B+C (combinational)

  3. Fibonnaci Sequence Generator in VHDL

  4. Testbench in VHDL

  5. Output -After the reset the C output is 0 -On ever falling clock edge C gets a new value shifted in -The clock input could be a button input with some debouncinglogic -the output is in hexadecimal (1,1,2,3,5,8,d,15,22…)

  6. Examples Used • Fibonnaci Generator: from Digital Electronics and Design with VHDL, Pedroni, 2008 • http://booksite.elsevier.com/9780123742704/casestudies/Samples_of_VHDL_codes_presented_in_the_examples.pdf • General Testbench • VHDL RAM example in EDA playground • Clocking Testbench: blog post by VHDL coding tips and tricks • http://vhdlguru.blogspot.com/2010/03/how-to-write-testbench.html

More Related