1 / 9

CAD Contest Progress – Lab231-Cix

CAD Contest Progress – Lab231-Cix. Member: Chih -Chung, Wan-Chen, Chia -Yao, Sharon Speaker: Chia-Yao Date: 2013/09/09. O utline. Proposed Flow Mapping AND/NAND/OR/NOR MUX ADDER Multiplier/Hybrid Progress/Future Work. Proposed Flow. XOR/XNOR. Find XOR/XNOR by structure

Download Presentation

CAD Contest Progress – Lab231-Cix

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript


  1. CAD Contest Progress –Lab231-Cix Member: Chih-Chung, Wan-Chen, Chia-Yao, Sharon Speaker: Chia-Yao Date: 2013/09/09

  2. Outline • Proposed Flow • Mapping • AND/NAND/OR/NOR • MUX • ADDER • Multiplier/Hybrid • Progress/Future Work

  3. Proposed Flow

  4. XOR/XNOR • Find XOR/XNOR by structure • Determine final function (either XOR or XNOR) o o XNOR XOR b a b a XOR => XNOR XOR XNOR

  5. Mapping MUX MUX

  6. Mapping MUX • If cut size is larger than the # of SEL bits? • Add additional logic gate to fix function. • EX: F = X’Y’ + X’YZ’ + XY’ + WXYZ, but MUX has only 2 SEL bits. MUX

  7. Mapping Adder by Structure • The function of FA • S = A^B^C • Co = (A^B)Ci + AB = A’BC + AB’C + ABC + ABC’

  8. Progress

  9. Future Work • Merge all codes • Bug free • Adder(with constant) • Selection • Optimization • 3, 4 variable adder

More Related