200 likes | 644 Views
A 200-MSPS 6-Bit Flash ADC in 0.6-um CMOS. 班級 : 積體所碩一 學生 : 林義傑. Reference. D. Dalton, G. Spalding, H. Reyhani, T. Murphy, K. Deevy, M. Walsh, and P. Griffin,“A 200-MSPS 6-Bit Flash ADC in 0.6-μ m CMOS,” IEEE Trans. On Circuits and Systems-II , vol. 45, no. 11, pp. 1433-1444, Nov., 1998.
E N D
A 200-MSPS 6-Bit Flash ADC in 0.6-um CMOS • 班級: 積體所碩一 • 學生:林義傑
Reference D. Dalton, G. Spalding, H. Reyhani, T. Murphy, K. Deevy, M. Walsh, and P. Griffin,“A 200-MSPS 6-Bit Flash ADC in 0.6-μ m CMOS,” IEEE Trans. On Circuits and Systems-II, vol. 45, no. 11, pp. 1433-1444, Nov., 1998.
Outline • The common ADC • A 200-MSPS 6-Bit Flash ADC • Measurement Results • Conclusion
Introduce Application Conditions • Sample Rate • Sample Bit Length • Effective Number of Bits (ENOB) • Chip area • Power Consumption
Introduction A/D converter • Nyquist rate A/D converter • High speed converter • middle speed converter • low speed converter • Oversampling A/D converter
Nyquist sampling Rate fs ≥ 2 fin 取樣頻率與信號基頻之間關係
The common ADC Architecture • Flash Architecture • Folding Architecture • Feedback Architecture • Pipelined Architecture