110 likes | 274 Views
Warm Electronics, Grounding and EMC. PACS IBDR. Martin von Berg. Warm Electronics Overview. Warm Electronics Development. BOLA Mechanical design updated Box thermal behavior modeling in progress JFET modeling for effect of temperature on performance in progress BOLC
E N D
Warm Electronics,Grounding and EMC PACS IBDR Martin von Berg Warm Electronics
Warm Electronics Overview Warm Electronics
Warm Electronics Development • BOLA • Mechanical design updated • Box thermal behavior modeling in progress • JFET modeling for effect of temperature on performance in progress • BOLC • Mechanical design BOLC updated (2 stacked boxes) • Analogue board prototype ready for performance test • Bolometer bias board (QM1) ready for design • “300mK” temperature control prototype designed • FPGA implementation of IEEE1355 under test at CSL • Most digital functions designed, except bolometer sequencer Warm Electronics
Warm Electronics Development • DEC/MEC • DEC/MEC AVM Status • DSP and DEC simulator available / development on schedule • DEC/MEC EM Status • design and procurement ongoing, but validation with representative hardware pending on mechanism simulators availability from partners • DEC/MEC On-board Software Status • sequencer complete • communication 70% tested • mechanism control low-level S/W ~ 0% • MEC-to-DPU simulator completed: Virtuoso + OBS emulated on a PC • Successful operation of CRE with DEC prototype • low noise + good linearity Warm Electronics
Grounding Concept Warm Electronics
Grounding Concept • Distributed Star Ground • SVM Panel is S/C GND (Chassis) • Housings to S/C GND • Internal GND flexible on S/C GND • Overshields on S/C GND via Backshells 360° • Symmetric lines ar far as possible • Galvanic Decoupling • Shields to internal GND on driven side • Document PACS-ME-LI-006 Warm Electronics
EMC Design • Analysis by T. Bax • PSpice Simulation by T. Bax • Cryo Harness definition Information Flux Problem Transfer impedance, Microphonic Noise • Open topics: • Connection from CVV to SVM • Calculation of ESD-Sensitivity Warm Electronics
EMC Tests • Units • Complete Tests • AVM • MPE: Conducted Susceptibility Common Mode • T. E. is in preparation • EQM • Complete Testing according to IID-B • Two instrument modes: • PACS most sensitive • PACS most disturbing Warm Electronics
Other Aspects • Mechanical I/F to SVM • Dimensions of BOLC and DECMEC • Connector positions • Mass of BOLC and DECMEC • Distribution Board fixed but missing Resistor values Warm Electronics
SVM Panel Accomodation • SVM Panel Dimensions: 1114.5 x 796.5 mm² • S/C Constraints reduce available area: • Side: 85 mm, Bottom: 50 mm, Top: 95 mm variable (Box Height) • Additional Space for S/C Conn. Bracket: 150x250mm² (# of Conn) • Space between Boxes: 30 mm; All Data TBC by Alenia • Box-Dimensions: • BOLC: 499.5 x 289 x 376.9 mm³ incl. Connector backshell dim. • DECMEC: 582 x 318 x 300 mm³ including feet • DPU: 274 x 258 x 194 mm³ including feet • SPU: 270 x 258 x 102 mm³ including feet Inconsistence: assumed Space <=> Box Dimensions Warm Electronics
SVM Panel Accomodation • Proposal: • Stack the two SPUs • Reduce Length of DECMEC to less than 560 mm • Move lateral BOLC Connectors Accomodation and Harness routing is possible Warm Electronics