1 / 3

Conceptual CPU Block Diagram

Conceptual CPU Block Diagram. Datapath. Control Unit. Buses. Sequencing and Timing Logic. Regs. IR etc. Control Signals. PC etc. PSR. ALU. Status Signals. Bus Interface. Data. Addr. System Bus. Ctl. Conceptual IR Circuitry. from Data Bus. IR. Control Signals to Datapath.

gad
Download Presentation

Conceptual CPU Block Diagram

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Conceptual CPU Block Diagram Datapath Control Unit Buses Sequencing and Timing Logic Regs IR etc. Control Signals PC etc. PSR ALU Status Signals Bus Interface Data Addr System Bus Ctl

  2. Conceptual IR Circuitry from Data Bus IR Control Signals to Datapath op bits rd rs1 i rs2 to ALU F-bits to C Decoder to A Decoder to B Decoder or op bits rd rs1 i simm13 B decoder enable to B Bus sign ext. or op bits cond disp22 to Branch Control or ...

  3. Conceptual PC and PSR Circuitry from IR Status Signals from Datapath Mask and shift from ALU status bits +4 from IR:op, cond MUX PSR (Flags) 32 bit Adder Branch Control PC to Address Bus

More Related