1 / 19

PCI B ASED R EAD-OUT R ECEIVER C ARD IN THE ALICE DAQ S YSTEM

PCI B ASED R EAD-OUT R ECEIVER C ARD IN THE ALICE DAQ S YSTEM. F. Carena 1 , W. Carena 1 , P. Csat ó 2 , E. D é nes 1 , T. Kiss 2 , J. C. Marin 1 , R. Divi à 1 , K. Schossmaier 1 , C. So ós 1 , J. Suly án 2 , A. Vascotto 1 , P. Vande Vyvre 1 1 CERN/EP-AID (Geneva) 2 KFKI-RMKI (Budapest).

hisa
Download Presentation

PCI B ASED R EAD-OUT R ECEIVER C ARD IN THE ALICE DAQ S YSTEM

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. PCIBASED READ-OUT RECEIVER CARD IN THE ALICE DAQSYSTEM F. Carena1, W. Carena1, P.Csató2, E.Dénes1, T. Kiss2, J. C. Marin1, R.Divià1, K. Schossmaier1, C. Soós1,J. Sulyán2, A. Vascotto1, P. Vande Vyvre1 1CERN/EP-AID (Geneva) 2 KFKI-RMKI (Budapest) PCI-based Readout Receiver Card - LECC 2002, Colmar

  2. Front-End Electronics (FEE) (FEE) Front-End Electronics Source Interface Unit (SIU) Destination Interface Unit (DIU) PCI-basedRead-out Receiver Card (PRORC) Card (RORC) Receiver Read-Out ALICE DAQ SYSTEM Detector Detector Detector Detector DDL DDL DDL DDL eventfragments Local Data Collector DDL DDL LDC DDL LDC DDL PRORC PRORC PRORC PRORC Multimode optical cable Detector Data Link (DDL) sub-events DAQ Network Event builder Event builder full events PCI-based Readout Receiver Card - LECC 2002, Colmar

  3. FEATURES • Interface between the DIU and PCI local bus • 32 bit/33 MHz PCI version, max. throughput 132MB/s • PCI master capability, data push architecture • Autonomous operation with little software assistance • Supports multi-paged memory management • Direct data transfer to the PC memory • No local memory on the board • Small elasticity buffers between different clock domains • Built-in test capability • Internal pattern generator can produce formatted data PCI-based Readout Receiver Card - LECC 2002, Colmar

  4. HARDWARE PCI-based Readout Receiver Card - LECC 2002, Colmar

  5. PCIINTERFACE IncomingMailbox PCI to local busFIFO (8 x 32 bit) PCI bus interface(32 bit/33 MHz) Local bus interface Local bus PCI bus Local bus to PCI FIFO (8 x 32 bit) OutgoingMailbox AMCC S5935 PCI-based Readout Receiver Card - LECC 2002, Colmar

  6. FIRMWARE PRORC firmware Transmitter FIFO Read DMA controller Pattern Generator Memory manager and command interpreter DDL AMCC S5935 AMCC logic interface DDL interface Receiver FIFO Write DMA controller PCI-based Readout Receiver Card - LECC 2002, Colmar

  7. FIRMWARE: DDLINTERFACE • Handles the full-duplex bus between the PRORC and the DIU • Provides clock domain separation using dual port FIFO memories • Transmit data and command to the DIU • Receive data and status from the DIU • Inject data into the DDL or the receive FIFO using the pattern generator PCI-based Readout Receiver Card - LECC 2002, Colmar

  8. FIRMWARE: INTERNALCONTROL • Interprets commands passed through the mailboxes • Controls other firmware block according to the required operation • Manages the DMA control registers in the AMCC • Handles the Free FIFO • Includes the read and write DMA engines PCI-based Readout Receiver Card - LECC 2002, Colmar

  9. FIRMWARE: AMCC INTERFACE • Controls the half-duplex bus between the AMCC and the FPGA • Performs arbitration for different local bus accesses • Manages FIFO read and write operations • Manages mailbox read and write operations • Handles the hardware interrupt generated by the AMCC PCI-based Readout Receiver Card - LECC 2002, Colmar

  10. PRORC PC memory bank OPERATION: THE FREE FIFO Firmware Free FIFO page address page address page address PC CPU readout Allocation of free pages PCI-based Readout Receiver Card - LECC 2002, Colmar

  11. PRORC PC memory bank OPERATION: DMATRANSFER DDL Firmware PC CPU No involvement PCI-based Readout Receiver Card - LECC 2002, Colmar

  12. PRORC PC memory bank page status page status page status address address address OPERATION: THE READY FIFO DDL Firmware Ready FIFO PC CPU readout Delivery of filled pages PCI-based Readout Receiver Card - LECC 2002, Colmar

  13. FEIC FEIC SIU SIU DIU DIU PRORC PRORC THETESTBED Front-End Emulator Interface Card (FEIC): it emulates a detector readout • It generates data blocks of random size up to 1 MB • It drives the DDL SIU • It is sensitive to back-pressure Source side • Two FEIC with SIU Destination side • Two PRORC+DIU on a PCI busand Gigabit Ethernet on the other • A PC 2 x Pentium III 1 GHzwith two PCI bus(32bit/33MHz and 64bit/66MHz) • Linux operating system • ALICE data acquisition software (DATE) DDL LDC PCI-based Readout Receiver Card - LECC 2002, Colmar

  14. LDC PRORC FEIC SIU DIU TESTI: SINGLE PRORC Single PRORC w/o Event Builder DDL saturated for block size above5 kB: • 101 MB/s Event rate saturated for block size below 5 kB: • 35 000 events/s • PRORC handling overhead in LDC: 28 µs • The firmware/software system withstands the DDL rate • The nominal system specification has been met PCI-based Readout Receiver Card - LECC 2002, Colmar

  15. LDC PRORC PRORC FEIC FEIC SIU SIU DIU DIU TESTII: TWO PRORCCARDS Two PRORCs w/o Event Builder Same saturation pattern, but the PCI bus is the limiting factor: • 127 MB/s Software overhead scales: • 18 500 events/s • PRORC handling overhead in LDC: 54 µs The firmware/software system fully exploits the PC architecture PCI-based Readout Receiver Card - LECC 2002, Colmar

  16. LDC EventBuilder PRORC FEIC SIU DIU TESTSIII: PRORC + EVENT BUILDER Single PRORC with Event Builder The overall performance is determined by the speed of the Gigabit Ethernet card: • 70 MB/s Software overhead does not change: • 37 000 events/s • PRORC handling overhead in LDC: 27 µs • The system behaves as expected and the performance fulfills the needs GbE PCI-based Readout Receiver Card - LECC 2002, Colmar

  17. APPLICATIONS • Inner Tracking System (ITS), Silicon Drift (SD) detector • Dedicated ASIC performing DSP functions (CARLOS) • Interface to the DDL (CARLOS-rx) • Test patterns generated by a pattern generator have been collected using DATE • Time Projection Chamber (TPC) • Prototype Readout Control Unit (RCU) is tested with the PRORC • TPC sector is going to be tested at CERN PCI-based Readout Receiver Card - LECC 2002, Colmar

  18. SUMMARY • Hardware, firmware and software have been developed • The card is ready for production • PRORC provides efficient readout of the DDL • 100 MB/s nominal speed has been achieved • PRORC and DDLhave been successfully integrated in DATE • Long-term tests show stable performance • Tested with the DDL using Front-end Emulator Cards • Tested in standalone mode using the Embedded Data Generator PCI-based Readout Receiver Card - LECC 2002, Colmar

  19. PCI-based Readout Receiver Card - LECC 2002, Colmar

More Related