EE 5324 - VLSI Design 2

May 09, 2009

190 likes | 933 Views

Share Presentation

Embed Code

Link

jacob

Download Presentation

EE 5324 - VLSI Design 2

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

EE 466: VLSI Design

EE 466: VLSI Design. Instructor: Amlan Ganguly TA: Souradip Sarkar Meeting: MWF, 12.10pm, Sloan-38. Where to find us?. Instructor’s office: Sloan 338 Email: ganguly@eecs.wsu.edu Office hours: MF, 2:00 – 3:00 pm By appointment TA’s office: Sloan 354 Email: ssarkar@eecs.wsu.edu

343 views • 13 slides

EE 414 – Introduction to VLSI Design

EE 414 – Introduction to VLSI Design. Module #6 – Combinational Logic Agenda Combinational Logic - n-Input Gates & Equivalent Inverter - AOI/OAI Logic Synthesis - Transmission Gates - Layout of Complex Logic Announcements Read Chapter 7. CMOS Combinational Logic.

1.37k views • 48 slides

EE 466: VLSI Design

EE 466: VLSI Design. Lecture 03. The inversion layer charge Q I represents the total mobile electron charge on the surface and its expression at the source end of the channel is:

447 views • 19 slides

EE 4325 VLSI DESIGN

EE 4325 VLSI DESIGN. INTRODUCTION TO CAD TOOLS. EE 4325 VLSI DESIGN. Topics to be covered Basics of UNIX CADENCE HSPICE WAVEFORM VIEWER. GATE SIZE OF 140NM USE ALL CONTACTS. FLOW OF VLSI DESIGN. DESIGN IMPLEMENTATION. VERILOG/VHDL SIMULATOR. STANDARD CELL LIBRARY GENERATION.

564 views • 15 slides

EE 4271 VLSI Design, Fall 2013

EE 4271 VLSI Design, Fall 2013. CMOS Combinational Gate. CMOS Combinational Circuits. Implementation of logic gates and other structures using CMOS technology. Basic element: transistor 2 types of transistors: n-channel (nMOS) and p-channel (pMOS)

321 views • 12 slides

EE 4271 VLSI Design, Fall 2010

EE 4271 VLSI Design, Fall 2010. Static Timing Analysis and Gate Sizing Optimization. Delay Evaluation. 1. Gate delay 2. Interconnect delay. Circuit Model. For an inverter. …. Csink. …. Csink. Gate Resistance.

306 views • 18 slides

EE 4271 VLSI Design, Fall 2013

EE 4271 VLSI Design, Fall 2013. Combinational Circuits. Overview. Combinational Circuit Chip Design styles Full-custom design Cell library based design Programmable Logic Array. Combinational Circuits.

495 views • 36 slides

EE 466/586 VLSI Design

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University pande@eecs.wsu.edu. Lecture 17 Sequential Logic (Cont’d). CLK. CLK. A. B. D. T. I. T. I. Q. 1. 1. 2. 3. c 1. c 2. CLK. CLK. Dynamic Latches and Registers.

304 views • 15 slides

EE 466/586 VLSI Design

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University pande@eecs.wsu.edu. Lecture 8 Power Dissipation in CMOS Gates. Power in CMOS gates. Dynamic Power Capacitance switching Crowbar current flowing from V dd to GND during switching

417 views • 20 slides

EE 466/586 VLSI Design

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University pande@eecs.wsu.edu. Lecture 9 Propagation delay. Power and delay Tradeoffs. Follow board notes. Propagation Delay. Switching Time. Follow board notes. Gate sizing-Velocity Saturation.

353 views • 25 slides

EE 4271 VLSI Design, Fall 2013

EE 4271 VLSI Design, Fall 2013. Static Timing Analysis and Gate Sizing Optimization. Delay Evaluation. 1. Gate delay 2. Interconnect delay. Circuit Model. For an inverter. …. Csink. …. Csink. Gate Resistance.

291 views • 18 slides

EE 4271 VLSI Design, Fall 2010

EE 4271 VLSI Design, Fall 2010. Digital Logic (Review). Overview. Binary logic and Gates Boolean Algebra Basic Properties Algebraic Manipulation Standard and Canonical Forms Minterms and Maxterms (Canonical forms) SOP and POS (Standard forms) Karnaugh Maps (K-Maps)

1.04k views • 81 slides

EE 447 VLSI Design

EE 447 VLSI Design. Lecture 8: Circuit Families. Outline. Pseudo-nMOS Logic Dynamic Logic Pass Transistor Logic. Introduction. What makes a circuit fast? I = C dV/dt -> t pd  (C/I) D V low capacitance high current small swing Logical effort is proportional to C/I

559 views • 34 slides

EE 466/586 VLSI Design

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University pande@eecs.wsu.edu. Lecture 7 Static MOS Gate Circuits. CMOS Gate Sizing. NAND and NOR gate sizing Follow board notes. Pseudo-NMOS Gate Sizing. Fanin and Fanout Considerations.

585 views • 23 slides

EE 466/586 VLSI Design

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University pande@eecs.wsu.edu. Lecture 21 Arithmetic circuits Adopted from Digital Integrated Circuits by Jan M Rabaey. A Generic Digital Processor. Building Blocks for Digital Architectures. Arithmetic unit.

433 views • 23 slides

EE 613 VLSI Design

EE 613 VLSI Design. Advisor: Jin-Fu Li TA: Shin-Yo Lin. Schedule. Requirement. You can assign project by yourself (Gate counts at least 5K). The two persons enjoy project. Submit to sub-module reports per week. Oral Presentation

282 views • 8 slides

EE 466/586 VLSI Design

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University pande@eecs.wsu.edu. Lecture 23 Arithmetic circuits (Cont’d). The Binary Multiplication. The Binary Multiplication. Partial-Product Generation.

401 views • 18 slides

EE 4271 VLSI Design, Fall 2011

EE 4271 VLSI Design, Fall 2011. Combinational Circuits. Overview. Combinational Circuit Chip Design styles Full-custom design Cell library based design Programmable Logic Array. Combinational Circuits.

534 views • 36 slides

EE 466/586 VLSI Design

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University pande@eecs.wsu.edu. Lecture 6 MOS Inverter Circuits. V. DD. V. V. in. out. C. L. The CMOS Inverter: A First Glance. V. DD. CMOS Inverter. N Well. PMOS. 2 l. Contacts. Out. In. Metal 1.

359 views • 18 slides

EE 4271 VLSI Design

EE 4271 VLSI Design. Digital Logic (Review). Overview. Binary logic and Gates Boolean Algebra Basic Properties Algebraic Manipulation Standard and Canonical Forms Minterms and Maxterms (Canonical forms) SOP and POS (Standard forms) Karnaugh Maps (K-Maps) 2, 3, 4, and 5 variable maps

827 views • 81 slides

EE 4271 VLSI Design

EE 4271 VLSI Design. CMOS Combinational Gate. CMOS Combinational Circuits. Implementation of logic gates and other structures using CMOS technology. Basic element: transistor 2 types of transistors: n-channel (nMOS) and p-channel (pMOS)

141 views • 12 slides

EE 466: VLSI Design

EE 466: VLSI Design. Lecture 03. The inversion layer charge Q I represents the total mobile electron charge on the surface and its expression at the source end of the channel is:

208 views • 19 slides

More Related