E N D
Chapter 11 VERILOG HDL Key terms and concepts: syntax and semantics operators hierarchy procedures and assignments timing controls and delay tasks and functions control statements logic-gate modeling modeling delay altering parameters other Verilog features: PLI History: Gateway Design Automation developed Verilog as a simulation language Cadence purchased Gateway in 1989 Open Verilog International (OVI) was created to develop the Verilog language as an IEEE standard Verilog LRM, IEEE Std 1364-1995 problems with a normative LRM