1 / 9

Locknetics Project Update

Locknetics Project Update. Semester 2, Week 6 Justin Gilstrap Akin Olugbade Lutalo Webb. Updated PCB Layout. Old Dimensions: 3.8 in. x 2.5 in. New Dimensions: 1.8 in. x 1.75 in. 1.75 in. Size reduced by 300% Further reduction may be possible Circuit has been verified. 1.8 in.

lave
Download Presentation

Locknetics Project Update

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Locknetics Project Update Semester 2, Week 6 Justin Gilstrap Akin Olugbade Lutalo Webb

  2. Updated PCB Layout Old Dimensions: 3.8 in. x 2.5 in. New Dimensions: 1.8 in. x 1.75 in. 1.75 in. • Size reduced by 300% • Further reduction • may be possible • Circuit has been verified 1.8 in.

  3. Materials Acquisition Status • VUSE • 22Kohm, 2.2Kohm, 10Kohm, 120 ohm • Randolph & Rice • Male DE9 Connector • 10 microfarad axial leaded capacitor (100 V) • Board layout? • IN4148 diodes • IN5232 diodes • Various sized heat shrink tubing • New banana pins

  4. Revised Parts List

  5. Revised Parts List (cont)

  6. Updated Lock Programming Procedure • Connect computer to CIP module • Initialize Locklink software • Place Locklink software setup into programming mode • Place Lock in programming mode (Lights flash to validate) • RD, CTS, DCE Ready light up • Program lock • TD and RD lights toggle • Confirm that lights flash on lock (Flash to validate programming)

  7. Lock Programming Screenshot

  8. Protocol Analyzer Software

  9. Next Steps • Meeting with Lewis tomorrow • Specific steps on preparing Palmtop (including connections) • Operational Concept for what Lewis does in his office • Final manipulation of PCB Layout based on today’s input • Address BJT Transistor Confusion • 2N3904 (Correct Type) vs. PN2222A (VUSE Type) • Protocol Analyzer Software Experimentation • CommFront 232 Analyzer

More Related