1 / 16

Students: Lin Ilia Khinich Fanny Instructor: Fiksman Evgeny

Technion - Israel institute of technology department of Electrical Engineering. הטכניון - מכון טכנולוגי לישראל הפקולטה להנדסת חשמל. המעבדה למערכות ספרתיות מהירות. High Speed Digital Systems Laboratory. Mid Stage Presentation. Virtex II Pro FPGA Dynamic Reconfiguration.

len
Download Presentation

Students: Lin Ilia Khinich Fanny Instructor: Fiksman Evgeny

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Technion - Israel institute of technology department of Electrical Engineering הטכניון - מכון טכנולוגי לישראלהפקולטה להנדסת חשמל המעבדה למערכות ספרתיות מהירות High Speed Digital Systems Laboratory Mid Stage Presentation Virtex II Pro FPGA Dynamic Reconfiguration Students: Lin Ilia Khinich Fanny Instructor: Fiksman Evgeny Spring semester 2005

  2. Abstract • Partial reconfiguration involves defining distinct portions of an FPGA design to be reconfigured while the rest of the device remains in active operation. • Active partial reconfiguration is done when the device is active.

  3. Virtex II Pro Architecture Configuration Data Bits that directly define the state of programmable logic. Configuration File The internally stored file that controls the FPGA so that it performs the desired logic function.

  4. Configuration of Virtex II Pro Configuration Frame The smallest number of bits that can be read or written through the configuration interfaces is one frame. Configuration Interface A logical interface through which configuration commands and data can be read and written.

  5. Configuration of Virtex II Pro Configuration Protocol The protocol used by configuring device. There are two protocols used in the project: SelectMAP and BoundaryScan.

  6. Modular Design Allows to independently work on different pieces, or modules of a design and later merge these modules into one FPGA design.

  7. Module-based Partial Reconfiguration Module-based Partial Reconfiguration is used when communication is needed between modules.

  8. System Architecture RAM UART PPC405 BRAM OPB Controller Interface CPU Interface PLB Microblaze Reconfigurable Logic ICAP ICAP Interface

  9. ICAP Interface The fundamental module used to perform in-circuit reconfiguration of Virtex-II Pro devices.

  10. ICAP Interface A direct access to the configuration registers as well as a configuration data transfer using the SelectMAP" protocol.

  11. Physical Limitations For current FPGA devices, data is loaded on a column-basis, with the smallest load unit being a configuration bitstream "frame".

  12. Physical Limitations • Height • Width • Horizontal placement • All logic encompassed by the width of the module are considered part of it’s "frame."

  13. Physical Limitations 5. Clocking logic. 6. IOBs immediately above and below reconfigurable module. 7. IOBs on the edge of a leftmost or rightmost slice reconfigurable module.

  14. Implementation details The considered physical limitations are applied on the bitstream compilation stage: ngdbuild –uc system.ucf Partial bitstream: bitgen –r …

  15. Achievements • Complete hardware device. • Partial configuration file.

  16. Next Steps • Test partial reconfiguration from the Xilinx software. • Main core software. • Reconfiguration core software. • Changes in hardware architecture. • Running the complete system. • Documentation for the performed steps.

More Related