120 likes | 256 Views
Research Challenges. Network synthesis' interface with system-level constraints and designHybrid custom and synthesized tool flowDesign validationImpact of CMOS scaling and new interconnect technologies (e.g. 3D integration, optical)End-user feedback design toolchainDynamic reconfigurable netwo
E N D
1. CAD and Design Tools for On-Chip Networks Luca Benini, Mark Hummel, Olav Lysne, Li-Shiuan Peh, Li Shang, Mithuna Thottethodi,
2. Research Challenges Network synthesis’ interface with system-level constraints and design
Hybrid custom and synthesized tool flow
Design validation
Impact of CMOS scaling and new interconnect technologies (e.g. 3D integration, optical)
End-user feedback design toolchain
Dynamic reconfigurable network tools
Beyond simulation