CAD and Design Tools for On-Chip Networks

Aug 05, 2012

120 likes | 262 Views

Research Challenges. Network synthesis' interface with system-level constraints and designHybrid custom and synthesized tool flowDesign validationImpact of CMOS scaling and new interconnect technologies (e.g. 3D integration, optical)End-user feedback design toolchainDynamic reconfigurable netwo

Share Presentation

Embed Code

Link

lionel

Download Presentation

CAD and Design Tools for On-Chip Networks

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

1. CAD and Design Tools for On-Chip Networks Luca Benini, Mark Hummel, Olav Lysne, Li-Shiuan Peh, Li Shang, Mithuna Thottethodi,

2. Research Challenges Network synthesis� interface with system-level constraints and design Hybrid custom and synthesized tool flow Design validation Impact of CMOS scaling and new interconnect technologies (e.g. 3D integration, optical) End-user feedback design toolchain Dynamic reconfigurable network tools Beyond simulation

Networks-on-Chip

Networks-on-Chip Ben Abdallah Abderazek The University of Aizu, Graduate School of Computer Science and Eng. Adaptive Systems Laboratory, E-mail: benab@u-aizu.ac.jp 03/01/2010

1.51k views • 71 slides

Networks-on-Chip

Networks-on-Chip. Ben Abdallah Abderazek The University of Aizu, Graduate school of Computer Science and Eng, Adaptive Systems Laboratory, E-mail: benab@u-aizu.ac.jp. 03/01/2010.

912 views • 41 slides

On-Chip Networks and Testing

On-Chip Networks and Testing. Basic Network Architectures. Shared Medium - Buses Direct Networks (More follows) Indirect Interconnection Networks: A network of switches connecting all the nodes, e.g. Omega networks (not further discussed here)

511 views • 22 slides

Arithmetic and CAD Tools

Arithmetic and CAD Tools. CAD tools work great with arithmetic functions Adding,subtracting,multiplying, etc. A few things to learn first How to work with multi-bit numbers in CAD tools and VHDL How to create custom components in CAD tools I.e. a 7-bit adder/subtractor

345 views • 18 slides

System Busses / Networks-on-Chip

System Busses / Networks-on-Chip. EECE 579 - Advanced Topics in VLSI Design Spring 2009 Brad Quinton. Outline. Simple systems busses Overview AMBA APB Advantages/Limitations Complex systems busses Overview AMBA AHB Advantages/Limitations Networks-on-Chip (NoC) Overview AMBA AXI

1.25k views • 102 slides

Evaluation and Driving Applications for On-Chip Networks

Rajeev Balasubramaniam (Utah) Angelos Bilas (Crete) Jay Jayasimha (Intel) Rich Oehler (AMD) D K Panda (Ohio State) Fabrizio Petrini (Pacific National Labs) Drew Wingard (Sonics). Evaluation and Driving Applications for On-Chip Networks. Workloads.

153 views • 7 slides

Networks-on-Chip

Networks-on-Chip. Sergio Tota and Mario R. Casu VLSI Laboratory. Seminar contents. The Premises Homogenous and Heterogeneous Systems-on-Chip and their interconnection networks The Network-on-Chip approach Examples Our THIN contribution (Sergio’s speech) Back to the coffee corner….

743 views • 42 slides

Gaussian Interconnections for On-Chip Networks

Gaussian Interconnections for On-Chip Networks. Ramón Beivide and Enrique Vallejo University of Cantabria, Spain enrique@atc.unican.es. Gaussian Interconnections for On-chip Networks. Index. Introduction: Why a Topology? Dense Gaussian Networks and other topologies Different layouts

443 views • 22 slides

Flattened Butterfly Topology for On-Chip Networks

Flattened Butterfly Topology for On-Chip Networks. John Kim, James Balfour, and William J. Dally Presented by Jun Pang. Motivation & Goal. Most on-chip networks (2D mesh): low-radix Pros: simple & short wires Cons: long network diameter & energy inefficiency (many hops) High-radix networks

419 views • 9 slides

Networks on Chip

Axel Jantsch 1 Shashi Kumar 1 , Juha-Pekka Soininen 2 , Martti Forsell 2 , Mikael Millberg 1 , Johnny Öberg 1 , Kari Tiensurj ä 2 , Ahmed Hemani 3 1 Lab. Of Electronics and Computer Systems, Royal Institute of Technology, Stockholm 2 VTT Electronics, Oulu, Finland 3 Spirea AB, Kista.

330 views • 21 slides

CAD Techniques for IP-Based and System-On-Chip Designs

CAD Techniques for IP-Based and System-On-Chip Designs. Allen C.-H. Wu Department of Computer Science Tsing Hua University Hsinchu, Taiwan, R.O.C {Email: chunghaw@cs.nthu.edu.tw}. Outline. Introduction Basic synthesis tasks Codesign of embedded systems

386 views • 29 slides

CAD Algorithms and Tools

CAD Algorithms and Tools. Overview. Introduction Multi-level logic synthesis SIS as a representative CAD tool Boolean networks Transformations of Boolean networks sweep, eliminate, fast_extract, resub, full_simplify Optimization loop Implementation

339 views • 25 slides

Hardwired networks on chip for FPGAs and their applications

Hardwired networks on chip for FPGAs and their applications. Kees Goossens (TU Delft, NXP) Muhammad Aqeel Wahlah (TU Delft). Kees Goossens (NXP, TUD) Muhammad Aqeel Wahlah (TUD). overview. applications network on chip FPGA key ideas hardwired NOC unified interconnect

475 views • 34 slides

Networks-on-Chip

Networks-on-Chip. Seminar contents. The Premises Homogenous and Heterogeneous Systems-on-Chip and their interconnection networks The Network-on-Chip approach. Slide from S. Tota and M. R. Casu [1]. The premises. The System-on-Chip (SoC) today Heterogeneous ~10 IP’s

565 views • 27 slides

On-Chip Communication: Networks on Chip (NoCs)

On-Chip Communication: Networks on Chip (NoCs). Sudeep Pasricha Colorado State University CS/ECE 561 Fall 2011. Outline. Introduction NoC Topology Switching strategies Router Microarchitecture Routing algorithms Flow control schemes Clocking schemes QoS NoC Architecture Examples

1.87k views • 97 slides

Networks-on-Chip

Networks-on-Chip. ECE 111. Many-Core Processor Roadmap. Number of cores Quadrupling every 3 years. ‘05. ‘08. ‘11. ‘14. ‘02. Research. 64. 256. 1024. 4096. 16. Industry. 16. 64. 256. 1024. 4. Source: Agarwal, MIT. Intel’s 80 core. Tilera’s 100 core. Cisco’s 188 core.

290 views • 19 slides

System Architecture for On-Chip Networks

System Architecture for On-Chip Networks. Jose Duato, Partha Kandu, Manolis Katevenis, Chita Das, Sudhakar Yalamanchili, John Lockwood, Ani Vaidya. Summary. Societal Impact Lower NRE costs (integration and verification): lower barrier to entry

146 views • 3 slides

Design Tradeoffs For Hard and Soft FPGA-based Networks-on-Chip

Design Tradeoffs For Hard and Soft FPGA-based Networks-on-Chip. Mohamed ABDELFATTAH Vaughn BETZ. Outline. 1. Why NoCs on FPGAs?. 2. Hard/soft efficiency gap. 3. Integrating hard NoCs with FPGA. Outline. 1. Why NoCs on FPGAs?. Motivation. Previous Work. 2. Hard/soft efficiency gap.

614 views • 45 slides

On-chip Inductors: Design and Modeling

On-chip Inductors: Design and Modeling. UMD Semiconductor Simulation Lab March 2005. Passive components on semiconductor chips. Modern RF circuits may feature on-chip inductors required by circuit design Operating frequencies are high enough to make this feasible

276 views • 26 slides

Networks-on-Chip

602 views • 27 slides

Networks on Chip

226 views • 21 slides

More Related