1 / 32

Chapter 4 Introduction to Computer Organization

Chapter 4 Introduction to Computer Organization. System Organization CPU Organization Memory Organization and Interfacing I/O Organization and Interfacing Relatively Simple Computer 8085-based Computer. Chapter Outline. Basic Computer Organization. CPU/Microprocessor Memory Subsystem

llanders
Download Presentation

Chapter 4 Introduction to Computer Organization

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Chapter 4Introduction to Computer Organization

  2. System Organization CPU Organization Memory Organization and Interfacing I/O Organization and Interfacing Relatively Simple Computer 8085-based Computer Chapter Outline

  3. Basic Computer Organization

  4. CPU/Microprocessor Memory Subsystem I/O Subsystem System Components

  5. Address Bus Data Bus Control Bus System Buses

  6. Fetch Decode Execute Instruction Cycle

  7. Instruction Fetch

  8. Isolated I/O Memory-mapped I/O Types of I/O Organization

  9. CPU Organization

  10. Static RAM Dynamic RAM ROM PROM EPROM EEPROM Types of Memory

  11. Memory Chip Organization - Linear

  12. Memory Chip Organization - Two Dimensional

  13. Combining Memory Chips to Increase Word Size

  14. Combining Memory Chips to Increase Address Space

  15. Low-order Interleaving

  16. Instructions and data mixed Used in modern computers von Neumann Architecture

  17. Instructions and data separate Used in low-level cache memory design Harvard Architecture

  18. Most significant byte first Big Endian Data Organization

  19. Least significant byte first Little Endian Data Organization

  20. Input Device Organization

  21. Output Device Organization

  22. Bidirectional I/O Device Organization

  23. READY signal Interrupts DMA I/O Interface Enhancements

  24. Relatively Simple CPU 8K ROM starting at 0000H 8K RAM starting at 2000H Memory-mapped, bidirectional I/O port at 8000H Relatively Simple Computer Specifications

  25. Relatively Simple Computer Organization - CPU Details

  26. Relatively Simple Computer Organization - Memory Details

  27. Relatively Simple Computer Organization - Final Design

  28. INCLUDE EXTERNAL ANIMATION FROM JAVA SIMULATOR HERE

  29. 2K EPROM starting at 0000H 256 bytes RAM starting at 2000H Four 8-bit I/O ports at 00H, 01H, 19H, and 1AH One 6-bit I/O port at 1BH 8085-based Computer Specifications

  30. Demultiplexing the AD signals

  31. 8085-based Computer Organization

  32. Basic Computer Organization CPU Organization Memory Chip Internal Organization Memory Subsystem Organization I/O Port Organization and Interfacing Summary

More Related