1 / 12

Clockless Computing

Clockless Computing. Montek Singh Thu, Sep 20, 2007. More on Asynchronous Pipelines (one classic and two latest approaches). Sutherland’s “micropipelines” 1989 Turing Award lecture Sutherland et al.’s “GasP” pipelines 2001 ASYNC Best Paper Award IBM’s “IPCMOS” pipelines

omar-scott
Download Presentation

Clockless Computing

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Clockless Computing Montek Singh Thu, Sep 20, 2007

  2. More on Asynchronous Pipelines(one classic and two latest approaches) • Sutherland’s “micropipelines” • 1989 Turing Award lecture • Sutherland et al.’s “GasP” pipelines • 2001 ASYNC Best Paper Award • IBM’s “IPCMOS” pipelines • 2000; very highly publicized; holds current “record” for speed

  3. Sutherland’s Micropipelines (1989) • Basic FIFO (no logic)

  4. Sutherland’s Micropipelines (1989) • Pipeline with logic • Also: more robust construction

  5. Sutherland’s Micropipelines (1989) • Details of the storage elements: • “capture-pass” latches

  6. GasP PipelinesSutherland & Fairbanks [2001] • A “minimal” control circuit for pipelines • Very highly regarded; “cool” • But… fairly low-level design • Transistor level • Stringent (2-sided) timing requirements

  7. ackin ackout stagecontrol reqin reqout En (latchenable) datainputs dataoutputs latch GasP: A Pipeline Stage

  8. GasP: Controller Details

  9. IPCMOS (IBM 2000) • “Interlocked Pipelined CMOS” • Really fast: 3.3GHz in 0.18 • Even faster (4.5GHz) for extreme corner cases • Bragging rights! • But … very low-level design • Transistor-level design • Stringent (2-sided) timing constraints • Not clear if it really should be that fast…! • Technology-independent comparison: unsure if faster than GasP

  10. ackin ackout stagecontrol reqin1 reqinn reqout En (latchenable) datainputs dataoutputs latch IPCMOS: A Pipeline Stage

  11. IPCMOS: Controller Details ackin reqout X En (latchenable) R1 Rn A switch switch ackout reqin1 reqinn “pulse catcher”

  12. En Ri reqini (inputrequest) (conditionedrequest) Y reqout switch(“pulse catcher”) IPCMOS: Pulse Catcher

More Related