EE 3563 Combinational Design Practices
EE 3563 Combinational Design Practices. Change in reading assignment: 5.3.1, 5.3.2 SSI – Small Scale Integration Logic gates (AND, OR, NOR, XOR, etc.) Very simple circuits MSI – Medium Scale Integration More complex circuits, encoders, decoders, etc. 20 to 200 gates
314 views • 18 slides