1 / 7

Simulation FPD DFE firmware has been tested using the Test Bench for Active-HDL.

Simulation FPD DFE firmware has been tested using the Test Bench for Active-HDL. Test Vectors for have been passed. Implementation Initial firmware was implemented. No errors or major warnings in the implementation results. Code tested on February 2003. Firmware Design. CTS tests

raja
Download Presentation

Simulation FPD DFE firmware has been tested using the Test Bench for Active-HDL.

An Image/Link below is provided (as is) to download presentation Download Policy: Content on the Website is provided to you AS IS for your information and personal use and may not be sold / licensed / shared on other websites without getting consent from its author. Content is provided to you AS IS for your information and personal use only. Download presentation by click this link. While downloading, if for some reason you are not able to download a presentation, the publisher may have deleted the file from their server. During download, if you can't get a presentation, the file might be deleted by the publisher.

E N D

Presentation Transcript

  1. Simulation FPD DFE firmware has been tested using the Test Bench for Active-HDL. Test Vectors for have been passed. Implementation Initial firmware was implemented. No errors or major warnings in the implementation results. Code tested on February 2003. Firmware Design Trigger Integration Meeting

  2. CTS tests DFE firmware (15 sigma) was tested using Data Pump. AFE test vectors ready to go (Mario Vaz). Platform test None before I left. Firmware Test Trigger Integration Meeting

  3. DFE Boards 2 DFE’s in place with LVDS cables, fibers (1/board) for L3 identified not yet plugged 3rd board being tested by Jamieson today Start-up Plan to leave DFE boards 1,3 plugged in Use board 2 for CTS tests Hardware Trigger Integration Meeting

  4. Cable Map Trigger Integration Meeting

  5. CTS tests New DFE firmware test in Data Pump. New DFE firmware tested using the whole chain (AFE output + DFE + TM) . Firmware Future Plans • Platform test • DFE ware data base update. • AFE test vectors in platform. • DFE test vectors in platform. • TM communication test. • Whole chain test. Trigger Integration Meeting

  6. Brazil (Mario + Wagner) Test Vectors. C routine to obtain TV for Data Pump. C routine to obtain TV for VHDL test bench. New set of equations New proposals for the firmware scheme. Firmware Future Plans • USA • DFE test in place (Daniel). • DFE firmware design (Daniel + Ricardo). • Simulation • Implementation • New proposals for the firmware scheme (Daniel + Ricardo). Trigger Integration Meeting

  7. Firmware Future Plans • Some Code Guidelines • Since FPD DFE is going to have only one output to TM, it would be worth to think in using only one sender. All the information can be passed using the 8 bits wide bus available for inter-devices communication • Some Test Guidelines • Make sure that FPD DFE is working by using DFE ware. • Test using test signals from Amplifier Shaper. • Do the previous test for AFE, DFE and TM. Trigger Integration Meeting

More Related